Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

adding ACK pwr gate in mem wrapper, fixing pwr manager APPs #549

Merged
merged 27 commits into from
Jul 22, 2024

Conversation

davideschiavone
Copy link
Collaborator

@davideschiavone davideschiavone commented Jul 11, 2024

  • vivado compiles
  • simulate power APP on FPGA
  • simulate all APPs in questasim on_chip
  • simulate all APPs in questasim flash_load
  • simulate power manager APPs with UPF
  • check design compiler

depends on #555

@davideschiavone davideschiavone marked this pull request as draft July 11, 2024 07:45
Schiavone Pasquale Davide added 3 commits July 11, 2024 10:24
@davideschiavone davideschiavone changed the title adding ACK pwr gate in mem wrapper adding ACK pwr gate in mem wrapper, fixing pwr manager APPs Jul 11, 2024
@davideschiavone davideschiavone marked this pull request as ready for review July 12, 2024 07:56
@davideschiavone davideschiavone linked an issue Jul 20, 2024 that may be closed by this pull request
@davideschiavone davideschiavone merged commit 3d4de8e into esl-epfl:main Jul 22, 2024
4 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

sw bug into power_gate_core_asm power manager HAL
2 participants