



## Privileged modes and exceptions

- ARM has privileged operating modes:
  - SVC (supervisor) mode for software interrupts
  - · IRQ mode for (normal) interrupts
  - FIQ mode for fast interrupts
  - · Abort mode for handling memory faults
  - Undef mode for undefined instruction traps
  - **System** mode for privileged operating system tasks



©2000 PEVE<sub>IT</sub> Unit - ARM System Design

ıstSet - v3 -

## Memory faults

- ARM has full support for memory faults. Accesses may fail because of:
  - virtual memory page faults
  - memory protection violations
  - soft memory errors
  - Prefetch aborts are faults on instruction fetches
  - Data aborts are faults on data transfers
    - both are recoverable (with a little work)
- A

details vary somewhat between different ARM cores

InstSet - v3 -

## Privileged modes and exceptions

- Each privileged mode (apart from System mode) has:
  - · some private registers
    - its own r14 for a return address
    - its own r13, normally for a private stack pointer
    - FIQ mode has additional private registers to speed its operation
  - its own Saved Program Status Register (SPSR)
    - to preserve the CPSR so it can be restored upon return

©2000 PEVE<sub>IT</sub> Unit - ARM System Design

InstSet - v3 - 5

## Privileged modes and exceptions TO usable in user mode 10 usable in user mode 11 usable in user mode 12 usable in user mode 13 usable in user mode 14 usable in user mode 15 in usable in user mode 16 in usable in user mode 17 in usable in user mode 18 in usable in user mode 19 in usable in user mode 19 in usable in user mode 10 in usable in user mode 11 in usable in user mode 11 in usable in user mode 11 in usable in user mode 12 in usable in user mode 13 in usable in user mode 15 in usable in user mode 16 in usable in user mode 17 in usable in user mode 18 in usable in user mode 18 in usable in user mode 19 in usable in user mode 10 in usable in usab



































