
CS 33 Architecture and Optimization (2)

Most of the slides in this lecture are either from or adapted from slides provided by the authors of the textbook "Computer Systems: A Programmer's Perspective," 2nd Edition and are provided from the website of Carnegie-Mellon University, course 15-213, taught by Randy Bryant and David O'Hallaron in Fall 2010. These slides are indicated "Supplied by CMU" in the notes section of the slides.

XII-1

Copyright © 2012 Thomas W. Doeppner. All rights reserved.

CS33 Intro to Computer Systems



Superscalar Processor

- Definition: A superscalar processor can issue and execute multiple instructions in one cycle
 - instructions are retrieved from a sequential instruction stream and are usually scheduled dynamically
 - » instructions are executed out of order
- Benefit: without programming effort, superscalar processor can take advantage of the instruction-level parallelism that most programs have
- · Most CPUs since about 1998 are superscalar
- Intel: since Pentium Pro (1995)

CS33 Intro to Computer Systems

XII-3

Copyright © 2012 Thomas W. Doeppner. All rights reserved.

Multiple Operations per Instruction

- · addl %eax, %edx
 - a single operation
- · addl %eax, 4(%edx)
 - three operations
 - » load value from memory
 - » add to it the contents of %eax
 - » store result in memory

CS33 Intro to Computer Systems

XII-4

Instruction-Level Parallelism

- addl 4(%eax), %eax addl %ebx, %edx
 - can be executed simultaneously: completely independent
- addl 4(%eax), %ebxaddl %ebx, %edx
 - can also be executed simultaneously, but some coordination is required

CS33 Intro to Computer Systems

XII-5

Out-of-Order Execution

```
(%rbp), %xmm0
· movss
          (%rax, %rdx, 4), %xmm0
%xmm0, (%rbp)
 mulss
 movss
           %r8d, %r9d
                                     these can be
 addq
                                     executed without
                %rcx, %r12d
 imul
           q
                                     waiting for the first
           $1, %rdx
 addq
                                    three to finish
```

CS33 Intro to Computer Systems

XII-6

Speculative Execution

```
80489f3: movl $0x1,%ecx
80489f8: xorl %edx,%edx
80489fa: cmpl %esi,%edx
80489fc: jnl 8048a25
```


80489fe: movl %esi,%esi

8048a00: imull (%eax,%edx,4),%ecx

perhaps execute these instructions

CS33 Intro to Computer Systems

XII-7



This is Figure 2-1 from Intel® 64 and IA-32 Architectures Optimization Reference Manual, published in April 2012. The document can be found at http://www.intel.com/content/dam/doc/manual/64-ia-32-architectures-optimization-manual.pdf. It shows the microarchitecture of Intel's "Sandy Bridge" architecture, the successor to the Nehalem architecture.

Nehalem CPU

- · Multiple instructions can execute in parallel
 - 1 load, with address computation
 - 1 store, with address computation
 - 2 simple integer (one may be branch)
 - 1 complex integer (multiply/divide)
 - 1 FP Multiply
 - 1 FP Add
- · Some instructions take > 1 cycle, but can be pipelined

Instruction	Latency	Cycles/Issue	
Load / Store	4	1	
Integer Add	1	.33	
Integer Multiply	3	1	
Integer/Long Divide	11–21	11–21	
Single/Double FP Multiply	4/5	1	
Single/Double FP Add	3	1	
Single/Double FP Divide	10–23	10–23	
			_


CS33 Intro to Computer Systems


XII-9

Copyright © 2012 Thomas W. Doeppner. All rights reserved.


Supplied by CMU.

"Nehalem" is Intel's code name for its Core I7 processor design.







This is Figure 5.13 of Bryant and O'Hallaron.



These are Figures 5.14 a and b of Bryant and O'Hallaron.



This is Figure 5.15 of Bryant and O'Hallaron.



Loop Unrolling

```
void unroll2a_combine(vec_ptr v, data_t *dest)
{
    int length = vec_length(v);
    int limit = length-1;
    data_t *d = get_vec_start(v);
    data_t x = IDENT;
    int i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
        x = (x OP d[i]) OP d[i+1];
    }
    /* Finish any remaining elements */
    for (; i < length; i++) {
        x = x OP d[i];
    }
    *dest = x;
}</pre>
```

· Perform 2x more useful work per iteration

CS33 Intro to Computer Systems


XII-15

Copyright © 2012 Thomas W. Doeppner. All rights reserved.

Effect of Loop Unrolling

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	2.0	3.0	3.0	5.0
Unroll 2x	2.0	1.5	3.0	5.0
Latency bound	1.0	3.0	3.0	5.0
Throughput bound	1.0	1.0	1.0	1.0

- · Helps integer multiply
 - below latency bound
 - compiler does clever optimization
- · Others don't improve. Why?
 - still sequential dependency



Supplied by CMU.

What the compiler does for the case of integer multiplication is to apply reassociation, discussed in the next slide.

Loop Unrolling with Reassociation void unroll2aa combine(vec ptr v, data t *dest) int length = vec_length(v); int limit = length-1; data_t *d = get_vec_start(v); data_t x = IDENT; int i; /* Combine 2 elements at a time */ for (i = 0; i < limit; i+=2) {</pre> x = x OP (d[i] OP d[i+1]);/* Finish any remaining elements */ for (; i < length; i++) {</pre> x = x OP d[i];Compare to before x = (x OP d[i]) OP d[i+1];*dest = x;· Can this change the result of the computation? Yes, for FP. Why? **CS33 Intro to Computer Systems** XII-17 Copyright © 2012 Thomas W. Doeppner. All rights reserved.

Effect of Reassociation

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	2.0	3.0	3.0	5.0
Unroll 2x	2.0	1.5	3.0	5.0
Unroll 2x, reassociate	2.0	1.5	1.5	3.0
Latency bound	1.0	3.0	3.0	5.0
Throughput bound	1.0	1.0	1.0	1.0


- Nearly 2x speedup for int *, FP +, FP *
 - reason: breaks sequential dependency

```
x = x OP (d[i] OP d[i+1]);
```

- why is that? (next slide)

CS33 Intro to Computer Systems

XII-18 Copyright © 2012 Thomas W. Doeppner. All rights reserved.



Loop Unrolling with Separate Accumulators

```
void unroll2a_combine(vec_ptr v, data_t *dest)
{
    int length = vec_length(v);
    int limit = length-1;
    data_t *d = get_vec_start(v);
    data_t x0 = IDENT;
    data_t x1 = IDENT;
    int i;
    /* Combine 2 elements at a time */
    for (i = 0; i < limit; i+=2) {
        x0 = x0 OP d[i];
        x1 = x1 OP d[i+1];
    }
    /* Finish any remaining elements */
    for (; i < length; i++) {
        x0 = x0 OP d[i];
    }
    *dest = x0 OP x1;
}</pre>
```

· Different form of reassociation

CS33 Intro to Computer Systems

XII-20

Copyright © 2012 Thomas W. Doeppner. All rights reserved.

Effect of Separate Accumulators

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Combine4	2.0	3.0	3.0	5.0
Unroll 2x	2.0	1.5	3.0	5.0
Unroll 2x, reassociate	2.0	1.5	1.5	3.0
Unroll 2x parallel 2x	1.5	1.5	1.5	2.5
Latency bound	1.0	3.0	3.0	5.0
Throughput bound	1.0	1.0	1.0	1.0


- 2x speedup (over unroll2) for int *, FP +, FP *
 - breaks sequential dependency in a "cleaner," more obvious way

$$x0 = x0 \text{ OP d[i]};$$

 $x1 = x1 \text{ OP d[i+1]};$

CS33 Intro to Computer Systems

XII-21 Copyright © 2012 Thomas W. Doeppner. All rights reserved.




Unrolling & Accumulating

- Idea
 - can unroll to any degree L
 - can accumulate K results in parallel
 - L must be multiple of K
- Limitations
 - diminishing returns
 - » cannot go beyond throughput limitations of execution units
 - large overhead for short lengths
 - » finish off iterations sequentially

CS33 Intro to Computer Systems

XII-23

Copyright © 2012 Thomas W. Doeppner. All rights reserved.



Achievable Performance

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Scalar optimum	1.00	1.00	1.00	1.00
Latency bound	1.00	3.00	3.00	5.00
Throughput bound	1.00	1.00	1.00	1.00

- Limited only by throughput of functional units
- Up to 29X improvement over original, unoptimized code

CS33 Intro to Computer Systems

XII-25 Copyright © 2012 Thomas W. Doeppner. All rights reserved.

Using Vector Instructions


Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Scalar optimum	1.00	1.00	1.00	1.00
Vector optimum	0.25	0.53	0.53	0.57
Latency bound	1.00	3.00	3.00	5.00
Throughput bound	1.00	1.00	1.00	1.00
Vec throughput bound	0.25	0.50	0.50	0.50


- · Make use of SSE Instructions
 - parallel operations on multiple data elements
 - see Web Aside OPT:SIMD on CS:APP web page


CS33 Intro to Computer Systems


XII-26


Copyright © 2012 Thomas W. Doeppner. All rights reserved.














Conditional Moves

```
void minmax1(int *a, int *b, int n {
  int i;
  for (i=0; i<n; i++) {
    if (a[i] > b[i]) {
      int t = a[i];
      a[i] = b[i];
      b[i] = t;
    }
}
```

- Compiled code uses conditional branch
 - · 14.5 CPE for random data
 - 2.0 4.0 CPE for predictable data
- Compiled code uses conditional move instruction
 - 5.0 CPE regardless of data's pattern

CS33 Intro to Computer Systems

XII-34

Copyright © 2012 Thomas W. Doeppner. All rights reserved.

This example is from the textbook.

Getting High Performance

- · Good compiler and flags
- · Don't do anything stupid
 - watch out for hidden algorithmic inefficiencies
 - write compiler-friendly code
 - » watch out for optimization blockers: procedure calls & memory references
 - look carefully at innermost loops (where most work is done)
- Tune code for machine
 - exploit instruction-level parallelism
 - avoid unpredictable branches
 - make code cache friendly (covered soon)

CS33 Intro to Computer Systems

XII-35

Copyright © 2012 Thomas W. Doeppner. All rights reserved.