Skip to content
View fqw1727252209's full-sized avatar
  • Northeast University
  • ShenYang
Block or Report

Block or report fqw1727252209

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned

  1. Point-Cloud-Materials Point-Cloud-Materials Public

    点·云团队资料库

    C++ 7 1

  2. ascon-verilog ascon-verilog Public

    Forked from rprimas/ascon-verilog

    Verilog Hardware Design of Ascon v1.2

    SystemVerilog

  3. cdma_accelerator cdma_accelerator Public

    Forked from Hyunho-Won/cdma_accelerator

    这个不错,学完CDMA可以再做个这个

    Verilog

  4. sha-256 sha-256 Public

    ucsd ece111 project3

    SystemVerilog

  5. SM4-FPGA SM4-FPGA Public

    Forked from hushunkui/SM4-FPGA

    SM4 is a block encryption algorithm

    VHDL

  6. USTC-RVSoC USTC-RVSoC Public

    Forked from WangXuan95/USTC-RVSoC

    An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V CPU+SoC,包含一个简单且可扩展的外设总线。

    SystemVerilog