

DTB Command Line Commands

DTB Connection					
scan	list USB IDs of connected DTBs				
open <i>usbid</i>	open DTB access				
close	Close DTB access				
flush	Flush communication buffer				
init	Set DTB to default state				
exit	Exit comand interpreter				
welcome	test connection (LED blinking)				
settled <i>led</i>	Set LED status				
	<i>led</i>	LED4	LED3	LED2	LED1
ver	Show software version number				
version	Show software version string				
rpc	Show RPC version				
rpcuser	Show RPC version of user commands				
comment	Show DTB info text				
help	Shows a short command list				

Delay	
cdelay <i>n</i>	Wait for <i>n</i> clock cycles
udelay <i>us</i>	Wait for <i>us</i> microseconds
mdelay <i>ms</i>	Wait for <i>ms</i> milliseconds

ROC/Module Signal	
clkmode <i>mode</i>	Set CLK signal mode
ctrmode <i>mode</i>	Set CTR signal mode
sdamode <i>mode</i>	Set SDA signal mode
tinmode <i>mode</i>	Set TIN signal mode
	<i>mode</i> 0 = normal mode 1 = constant low 2 = constant high 3 = pseudo random pattern (not yet implemented)
clk delay [<i>duty</i>]	Set CLK signal delay
ctr delay [<i>duty</i>]	Set CTR signal delay
sda delay [<i>duty</i>]	Set SDA signal delay
tin delay [<i>duty</i>]	Set TIN signal delay
	<i>delay</i> Delay in 1/20 clock cycles (1.25 ns @ 40 MHz)
	<i>duty</i> Adjust falling edge position in 1/20 clock cycles (optional parameter, default 0)
clklvl amplitude	Set CLK signal amplitude
ctrlvl amplitude	Set CTR signal amplitude
sdalvl amplitude	Set SDA signal amplitude
tinlvl amplitude	Set TIN signal amplitude
<i>amplitude</i>	Signal amplitude: 0...15

Pattern Generator PG						
pgset <i>step pattern delay</i>		Add entry in PG memory				
<i>step</i>	PG memory address (0...255)					
<i>pattern</i>	sync	rest	resr	cal	trg	tok
<i>delay</i>	Delay to next pattern in clock cycles (0 = stop) to 255					
pgsingle		Start single sequence				
pgloop <i>period</i>		Start loop with period <i>period</i> in clock cycles				
pgtrig		Enable start with external triggers				
pgstop		Stop PG (after pgloop or pgtrig)				
Example:						
Set up tpical readout sequence						
pgset 0 b101000	10	Pulse SYNC and RESR and wait for 10 clock cycles				
pgset 1 b000100	120	Pulse CAL and wait for 120 clock cycles				
pgset 2 b000010	16	Pulse TRG and for 16 clock cycles				
pgset 3 b000001	0	Pulse TOK and finish sequence				
pgloop 1000		Run in loop with 1000 clock cycles period				
pgstop		Stop PG				

ROC Power, ROC control	
pon	Switch on VD and VA and all ROC signals
poff	Switch off VD and VA and all ROC signals
vd mv	Set VD to <i>mv</i> millivolts
va mv	Set VA to <i>mv</i> millivolts
id ma	Set VD current limits to <i>ma</i> milliamps
ia ma	Set VA current limit to <i>ma</i> milliamps
getvd	Show VD voltage
getva	Show VA voltage
getid	Show VD current
getia	Show VA current
reson	Activate ROC reset line
resoff	Desactivate ROC reset line
hvon	Apply bias viltage to sensor
hvooff	Remove bias voltage from sensor
rocaddr <i>addr</i>	Set hard-wired ROC address to <i>addr</i>

ROC Programming	
select <i>addr</i>	Select ROC address range for commands
dac <i>dacnr value</i>	Program DAC
vana <i>value</i>	Set vana DAC
vtrim <i>value</i>	Set vtrim DAC
vthr <i>value</i>	Set vthr DAC
vcal <i>value</i>	Set vcal DAC
wbc <i>value</i>	Set WBC
ctl <i>value</i>	Set control register
cole <i>range</i>	Enable columns
cold <i>range</i>	Disable columns
pixe <i>x y trim</i>	Enable pixel field and set trimming value to <i>trim</i>
pixd <i>x y</i>	Disable pixel field
cal <i>x y</i>	Set calibrate pulses to pixel field
cald	Disable all calibrate pulses
mask	Mask all double columns and pixels

Digital Signal Probe	
d1 <i>source</i>	Assign signal source to D1 output
d2 <i>source</i>	Assign signal source to D2 output
	<i>source</i> 0 = GND 10 = CTR 1 = CLK 11 = TIN 2 = SDA 12 = TOUT 3 = send 13 = clk_present 4 = pg_tok 14 = clk_good 5 = pg_trg 15 = adc_send 6 = pg_cal 16 = CRC 7 = pg_res 8 = pg_rest 9 = pg_sync

Analog Signal Probe	
a1 <i>source</i>	Assign signal source to A1 output
a2 <i>source</i>	Assign signal source to A2 output
	<i>source</i> 0 = TIN 4 = CLK 1 = SDATA1 5 = SDA 2 = SDATA2 6 = TOUT 3 = CTR 7 = GND

Data Aquisition DAQ	
dopen <i>size</i>	Open DAQ and assign memory <i>size</i> = size of buffer (# samples)
dclose	Close DAQ and free buffer
dstart	Enable data flow
dstop	Disable data flow
dsize	Show DAQ buffer fill state
dread	Read DAQ buffer and interpret as digital data
dreada	Read DAQ buffer and interpret as analog data
adcena	Enable ADC channel for DAQ
adcdis	Disable ADC channel for DAQ
deser <i>mode</i>	Configure DESER160 for DAQ