

GURUNATH KADAM

• gakadam@wm.edu •

OBJECTIVE

Well versed in CPU/GPU architecture and FPGAs. Seeking to address security and reliability challenges in the emerging computing systems.

EDUCATION

The College of William and Mary

Ph.D. candidate in Computer Science. **Advisor:** Dr. Adwait Jog

Williamsburg, VA, USA

Expected May 2021.

Technical University of Darmstadt

M.Sc. in Information & Communication Engineering.

Darmstadt, Germany

Nov 2012.

University of Mumbai

B.E. in Electrical Engineering.

Mumbai, India

May 2006.

PUBLICATIONS

Conference Publications:

- **G Kadam**, D Zhang, A Jog. *BCoal: Bucketing-based Memory Coalescing for Efficient and Secure GPUs*. **HPCA, 2020**.

- **G Kadam**, D Zhang, A Jog. *RCoal: Mitigating GPU Timing Attack via Subwarp-based Randomized Coalescing Techniques*. **HPCA, 2018**.

- **G Kadam**, M Rudack, K Chakrabarty, J Alt. *Supply-voltage optimization to account for process variations in high-volume manufacturing testing*. **ITC, 2016**.

RESEARCH EXPERIENCE

The College of William and Mary

Graduate Researcher in Computer Science Department.

Williamsburg, VA, USA

Aug 2016 - present.

- Investigating HW-based reliability measures for the Machine Learning Workloads.
- Investigating the memory faults and their impact on the reliable operation of GPUs.
- Implemented HW-based measures against a proven timing channel attack on GPUs.

Intel Labs

Graduate Research Intern.

Hillsboro, OR, USA

Aug 2018 - Dec 2018.

- Investigated the security vulnerabilities in multi-tenancy on FPGAs.

Intel Deutschland GmbH

Graduate Intern Technical in Design-for-Test.

Munich, Germany

Mar 2013 - July 2016.

- Implemented an innovative methodology for determining voltage guard-band for product testing.
- Statistical modelled the on-wafer process variations using Design of Experiments (DoE).
- Validated the methodology by testing the silicon chips on ATE and performing scan diagnosis.

Technical University of Darmstadt

Master's Researcher.

Darmstadt, Germany

May 2012 - Oct 2012.

- Designed a Wireless NoC (WiNoC) architecture for improved data transmission efficiency.
- Modelled and evaluated the WiNoC architecture using SystemC.

TEAMWORK EXPERIENCE

Reliance Ports and Terminals Ltd.

Navi Mumbai, India

Design Engineer: Electrical.

Jan 2008 - Sept 2010.

- Modelled and Analyzed Electrical System using ETAP for relay setting and co-ordination.
- Prepared of Electrical layouts, MTO Sheets, Load Summaries, PCC and MCC Schedules.

Semikron Electronics Pvt. Ltd.

Navi Mumbai, India.

Trainee Design Engineer: Power Electronics.

Nov 2006 - Dec 2007.

- Designed power converter stacks.
- Performed converter stack assembly, quality assurance and stack testing.

AWARDS, GRANTS and HONORS

- **Graduate Studies and Research Recruitment Fellowship**, The College of William and Mary, 2016-18.
- **Graudate Assistantship**, The College of William and Mary, 2016-17.
- **Student Travel Grant**, MICRO 2017, HPCA 2018, HPCA 2019, DSN 2019.

SKILLS

Languages: C/C++, SystemC, Python, LaTeX, SystemVerilog, Spectre/MDL, HSPICE.

Software: Intel Quartus Prime, Cadence ADE, Synopsys DC, JMP, Matlab, Keil uVision.

PROFESSIONAL MEMBERSHIPS

IEEE: Graduate Student Member (# 94627736).