Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Added syntax highlighting keywords for Verilog-2001 "generate" statement and localparams. Added syntax highlighting for BSDL files as VHDL. #1852

Open
wants to merge 4 commits into
base: master
Choose a base branch
from
Open

Added syntax highlighting keywords for Verilog-2001 "generate" statement and localparams. Added syntax highlighting for BSDL files as VHDL. #1852

Changes from 2 commits
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
3764f7c
Added syntax highlighting keywords for Verilog-2001 "generate" statem…
azonenberg May 2, 2018
acd1175
Alphabetically sorted keywords in filetypes.verilog
azonenberg May 2, 2018
c2243d3
Merge branch 'master' of git://github.com/geany/geany
azonenberg Jul 16, 2018
5396354
Added support for syntax-highlighting BSDL files as VHDL
azonenberg Jul 16, 2018
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Jump to
Jump to file
Failed to load files.
Diff view
Diff view
2 changes: 1 addition & 1 deletion data/filetype_extensions.conf
View file
Open in desktop
Expand Up @@ -66,7 +66,7 @@ Tcl=*.tcl;*.tk;*.wish;*.exp;
Txt2tags=*.t2t;
Vala=*.vala;*.vapi;
Verilog=*.v;
VHDL=*.vhd;*.vhdl;
VHDL=*.vhd;*.vhdl;*.bsdl;
XML=*.xml;*.sgml;*.xsl;*.xslt;*.xsd;*.xhtml;*.xul;*.dtd;*.xtpl;*.mml;*.mathml;
YAML=*.yaml;*.yml;
Zephir=*.zep;
Expand Down