





# rf.v TOP MODULE



## INPUTS

read1regsel 2  
read2regsel 2  
write1regsel 2  
writedata 16  
write  
clk  
rst



outputs  
-> err