

# ADC STM32F103

## 1. Enabling Clock to ADC

- The first thing we need to do is to enable the clock to the ADC module
- Bits 9, 15 and 15 of RCC\_APB2ENR to enable ADC1, ADC, and ADC3.




Figure 13-8: RCC\_APB2ENR

## 2. Setup Frequency

The ADC clock can be 12MHz at most. There is a divider between APB2 clock (PCLK2) and ADC which makes a lower CLK freq from APB2 clk.

- The divider is configured by the ADCPRE bits of RCC\_CFGR register
- ADC clk is 12 MHz when CPU freq is 72MHz



Field	Description										
MCO	Microcontroller Clock Output										
USBPRE	USB Prescaler										
PLLMUL	PLL Multiplication factor										
PLLXTPRE	LSB of division factor PREDIV1										
PLLSRC	PLL entry clock source										
ADCPRE	ADC Prescaler: the bits are used to set the frequency of ADC clock. <table border="1"> <tr> <th>ADCPRE value</th><th>ADC Clock Frequency</th></tr> <tr> <td>00</td><td>PCLK2 (APB2 clock) divided by 2</td></tr> <tr> <td>01</td><td>PCLK2 (APB2 clock) divided by 4</td></tr> <tr> <td>10</td><td>PCLK2 (APB2 clock) divided by 6</td></tr> <tr> <td>11</td><td>PCLK2 (APB2 clock) divided by 8</td></tr> </table>	ADCPRE value	ADC Clock Frequency	00	PCLK2 (APB2 clock) divided by 2	01	PCLK2 (APB2 clock) divided by 4	10	PCLK2 (APB2 clock) divided by 6	11	PCLK2 (APB2 clock) divided by 8
ADCPRE value	ADC Clock Frequency										
00	PCLK2 (APB2 clock) divided by 2										
01	PCLK2 (APB2 clock) divided by 4										
10	PCLK2 (APB2 clock) divided by 6										
11	PCLK2 (APB2 clock) divided by 8										
PPRE2	APB2 clock prescaler										
PPRE1	APB1 clock prescaler										
HPRE	AHB clock prescaler										
SWS	System clock Switch Status										
SW	System clock Switch										



ADC Samples the input volgace in a capacitor. You can configure the sample time for each channel using SMPR1 and 2.

## ADC Status Register: ADCx\_SR

### EOC

- EOC is set when the conversion is finished.
- EOC is cleared by software
- EOC is automatically cleared if we read ADCx\_DR register

### Bits and Flags

- 4 **STRT: Regular channel START FLAG**
- 3 JSTRT: Injected channel start flag
- 2 JEOC: Injected channel EOC
- 1 **EOC: Regular Channel EOC (0: not complete, 1: complete)**
- 0 AWD: Analog WatchDog Flag

## Programming ADC using Polling

1. Enable the clock for the ADC and GPIO using APB2ENR Register
2. Make the pin for the selected ADC channel an analog input pin.
3. Turn on the ADC module since it is disabled upon power-on reset to save power.
4. Initialize the ADCx\_SMPR registers to select a proposer sample time for the channels you use.
5. Wait 1 us to stabilize the ADC module
6. Start conversion writing a ONE to ADCON bit.
7. Wait for the conversion to be completed by polling the EOC bit in the ADCx\_SR register.
8. when EOC is high, read ADCx\_DR register
9. back to 6 to repeat.

## Programming ADC using Interrupts

- **EOCIE: EOC Interrupt Enable (Regular Channel End of Conversion)**
- AWDIE AWD Interrupt Enable (Analog WatchDog Flag)
- JEOCIE JEOC Interrupt Enable (Injected Channel End of Conversion)





Figure 13-17: ADCx\_CR1 (ADC Control Register 1)

if EOCIE=1 when EOC is set to HIGH at completion of conversion, an interrupt is generated. The CPU jumps to ADC Interrupt Handler.

## Techniques to Reduce the Impact of ADC and Vref variation

1. Connecting a capacitor between Vdda and GND. To get a better accuracy of ADC we must provide a stable voltage source to the Vdda pin.
2. Connecting a capacitor between Vref+ and Vref- to make the Vref voltage more stable and increase the precision of ADC



## Sensors

The common transducers produce an output in the form of voltage, current, charge, capacitance or resistance. In order to perform A2D conversion, they need to be converted to voltage, unless the transducer output is already voltage.

In addition to the conversion, the signal may also need gain and offset adjustment to achieve optimal dynamic range. A low-pass analog filter is often incorporated in the signal conditioning circuit to eliminate the high frequency to avoid aliasing.

## Example

```
/* configure PA1 (ADC_IN1) as ADC Input */
/* Sends result through USART1 */

#include <stm32f10x.h>
#include <stdio.h>

void usart1_init(void);
void usart1_sendByte(unsigned char c);
void usart1_sendStr(char *str);
void usart1_sendInt(unsigned int i);

void delay_ms(uint16_t t);
void delay_us(uint16_t t);

volatile uint16_t adcResult;

void ADC1_2_IRQHandler(void)
{
    adcResult = ADC->DR; /*read the result */
}
```

```
}

int main(void)
{
    RCC->APB2ENR |= 0xFC | (1<<9) | (1<<14); /* Enable clocks for GPIO, ADC1 clock,
and USART1 */
    GPIOA->CRL = 0x44444404; /* PA1 (ADC_IN1) as analog input */
    ADC1->CR2 = 1; /* ADON = 1 (power-up) */
    ADC1->SMPR2 = 7<<3 /* SMP1 = 111 (239.5 ADC clock cycles) */

    delay_us(1); /* wait 1us to make sure the adc module is stable */

    usart1_init(); /* initialize the usart1 */

    ADC1->CR1 = (1<<5) = (1<<5); /* EOCIE = 1 */

    ADC->SQR3 = 1 /* choose channel 1 as the input */
    ADC1->CR2 |= 1<<1 /* CONT = 1 (Convert continuously) */
    ADC1->CR2 |= 1<<0; /* ADCON = 1 (Start conversion) */

    NVIC_EnableIRQ(ADC1_2_IRQn); /* Enable ADC1_2 interrupt */

    while(1)
    {
        usart1_sendInt(adcResult); /* send the adc result through serial */
        usart1_sendStr("\n\r"); /* go to new line */

        delay_ms(10); /* wait 10 ms*/
    }
}
```