Plastic Medium-Power Complementary Silicon Transistors

Designed for general-purpose amplifier and low-speed switching applications.

Features

• High DC Current Gain -

$$h_{FE} = 2500 \text{ (Typ)} @ I_{C}$$

= 4.0 Adc

• Collector-Emitter Sustaining Voltage - @ 100 mAdc

• Low Collector-Emitter Saturation Voltage -

$$V_{CE(sat)} = 2.0 \text{ Vdc (Max)} @ I_C = 3.0 \text{ Adc}$$

= 4.0 Vdc (Max) @ $I_C = 5.0 \text{ Adc}$


- Monolithic Construction with Built-In Base-Emitter Shunt Resistors
- Pb-Free Packages are Available*



ON Semiconductor®

http://onsemi.com

DARLINGTON 5 AMPERE COMPLEMENTARY SILICON POWER TRANSISTORS 60-80-100 VOLTS, 65 WATTS



TIP12x = Device Code x = 0, 1, 2, 5, 6, or 7 A = Assembly Location Y = Year WW = Work Week G = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MAXIMUM RATINGS

Rating	Symbol	TIP120, TIP125	TIP121, TIP126	TIP122, TIP127	Unit
Collector-Emitter Voltage	V _{CEO}	60	80	100	Vdc
Collector-Base Voltage	V _{CB}	60	80	100	Vdc
Emitter-Base Voltage	V _{EB}		5.0		Vdc
Collector Current - Continuous - Peak	I _C	5.0 8.0		Adc	
Base Current	I _B	120		mAdc	
Total Power Dissipation @ T _C = 25°C Derate above 25°C	P _D	65 0.52		W W/°C	
Total Power Dissipation @ T _A = 25°C Derate above 25°C	P _D	2.0 0.016		W W/°C	
Unclamped Inductive Load Energy (Note 1)	Е		50		mJ
Operating and Storage Junction, Temperature Range	T _J , T _{stg}	-	-65 to +150	0	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction-to-Case	$R_{ heta JC}$	1.92	°C/W
Thermal Resistance, Junction-to-Ambient	$R_{ heta JA}$	62.5	°C/W

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Collector–Emitter Sustaining Voltage (Note 2) $(I_C = 100 \text{ mAdc}, I_B = 0)$	TIP120, TIP125 TIP121, TIP126 TIP122, TIP127	V _{CEO(sus)}	60 80 100	- - -	Vdc
Collector Cutoff Current $(V_{CE} = 30 \text{ Vdc}, I_B = 0)$ $(V_{CE} = 40 \text{ Vdc}, I_B = 0)$ $(V_{CE} = 50 \text{ Vdc}, I_B = 0)$	TIP120, TIP125 TIP121, TIP126 TIP122, TIP127	I _{CEO}	- - -	0.5 0.5 0.5	mAdc
Collector Cutoff Current $(V_{CB} = 60 \text{ Vdc}, I_E = 0)$ $(V_{CB} = 80 \text{ Vdc}, I_E = 0)$ $(V_{CB} = 100 \text{ Vdc}, I_E = 0)$	TIP120, TIP125 TIP121, TIP126 TIP122, TIP127	I _{CBO}	- - -	0.2 0.2 0.2	mAdc
Emitter Cutoff Current (V _{BE} = 5.0 Vdc, I _C = 0)		I _{EBO}	-	2.0	mAdc
ON CHARACTERISTICS (Note 2)					
DC Current Gain (I_C = 0.5 Adc, V_{CE} = 3.0 Vdc) (I_C = 3.0 Adc, V_{CE} = 3.0 Vdc)		h _{FE}	1000 1000	- -	_
Collector–Emitter Saturation Voltage ($I_C = 3.0$ Adc, $I_B = 12$ mAdc) ($I_C = 5.0$ Adc, $I_B = 20$ mAdc)		V _{CE(sat)}	- -	2.0 4.0	Vdc
Base-Emitter On Voltage (I _C = 3.0 Adc, V _{CE} = 3.0 Vdc)		V _{BE(on)}	-	2.5	Vdc
DYNAMIC CHARACTERISTICS					
Small-Signal Current Gain (I_C = 3.0 Adc, V_{CE} = 4.0 Vdc, f = 1	1.0 MHz)	h _{fe}	4.0	_	_
Output Capacitance (V_{CB} = 10 Vdc, I_{E} = 0, f = 0.1 MHz TIP125, TIP126, TIP127 TIP120, TIP121, TIP122		C _{ob}	<u> </u>	300 200	pF

^{1.} I_C = 1 A, L = 100 mH, P.R.F. = 10 Hz, V_{CC} = 20 V, R_{BE} = 100 Ω




Figure 1. Darlington Circuit Schematic

ORDERING INFORMATION

Device	Package	Shipping
TIP120	TO-220	50 Units / Rail
TIP120G	TO-220 (Pb-Free)	50 Units / Rail
TIP121	TO-220	50 Units / Rail
TIP121G	TO-220 (Pb-Free)	50 Units / Rail
TIP122	TO-220	50 Units / Rail
TIP122G	TO-220 (Pb-Free)	50 Units / Rail
TIP125	TO-220	50 Units / Rail
TIP125G	TO-220 (Pb-Free)	50 Units / Rail
TIP126	TO-220	50 Units / Rail
TIP126G	TO-220 (Pb-Free)	50 Units / Rail
TIP127	TO-220	50 Units / Rail
TIP127G	TO-220 (Pb-Free)	50 Units / Rail




Figure 2. Power Derating




Figure 3. Switching Times Test Circuit

Figure 4. Switching Times




Figure 5. Thermal Response




Figure 6. Active-Region Safe Operating Area

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C – V_{CE} limits of the transistor that must be observed for reliable operation, i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 6 is based on $T_{J(pk)} = 150^{\circ}C$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_{J(pk)} < 150^{\circ}C$. $T_{J(pk)}$ may be calculated from the data in Figure 5. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown




Figure 7. Small-Signal Current Gain




Figure 8. Capacitance




Figure 9. DC Current Gain




Figure 10. Collector Saturation Region






Figure 11. "On" Voltages

PACKAGE DIMENSIONS

TO-220 CASE 221A-09 **ISSUE AG**





NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.570	0.620	14.48	15.75	
В	0.380	0.405	9.66	10.28	
С	0.160	0.190	4.07	4.82	
D	0.025	0.036	0.64	0.91	
F	0.142	0.161	3.61	4.09	
G	0.095	0.105	2.42	2.66	
Н	0.110	0.161	2.80	4.10	
J	0.014	0.025	0.36	0.64	
K	0.500	0.562	12.70	14.27	
L	0.045	0.060	1.15	1.52	
N	0.190	0.210	4.83	5.33	
Q	0.100	0.120	2.54	3.04	
R	0.080	0.110	2.04	2.79	
S	0.045	0.055	1.15	1.39	
Т	0.235	0.255	5.97	6.47	
C	0.000	0.050	0.00	1.27	
٧	0.045		1.15		
Z		0.080		2.04	

STYLE 1:

PIN 1. BASE

COLLECTOR

EMITTER

COLLECTOR

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) solicit esserves the right to make changes without further holice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada

Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

N. American Technical Support: 800-282-9855 Toll Free ON Semiconductor Website: www.onsemi.com USA/Canada

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative