Skip to content
View hasandurna's full-sized avatar
Block or Report

Block or report hasandurna

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. 8-bit-processor 8-bit-processor Public

    The main source I used for this design is the following book; Introduction to Logic Circuits & Logic Design with VHDL by Brock J. LaMeresor

    VHDL 5

  2. IP-Catalog-FIFO IP-Catalog-FIFO Public

    Xilinx Vivado IP Catalog içinden önceden tasarlanmış (hazır) FIFO bloğunu gerekli özelleştirmeleri yapıp tasarıma ekledim ve bir test bench ile doğruluğunu teyit ettim.

    VHDL

  3. pwm-led pwm-led Public

    PWM sinyalinin üretilip ledlerin ışık şiddetinin ayarlanması

    VHDL

  4. spi_slave spi_slave Public

    SPI haberleşme protokolünün Slave kısmının VHDL dilinde kodlanmış hali

    VHDL