Skip to content

Verilog designs for a minimalist CPU and assorted I/O devices. Also includes an assembler and a system builder, written in Haskell.

License

Notifications You must be signed in to change notification settings

horia141/bachelor-thesis

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

bachelor-thesis

Verilog designs for a minimalist CPU and assorted I/O devices. Also includes an assembler and a system builder, written in Haskell.

About

Verilog designs for a minimalist CPU and assorted I/O devices. Also includes an assembler and a system builder, written in Haskell.

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published