


THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTium LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.


REV STATUS OF SHEETS	REV											REVISIONS					
	SHEET											ZONE	REV	DESCRIPTION	DATE	APPROVED	

BEOVOX-POE


View from Front side (Scale 1:1)




Top Layer (Scale 1:1)




Layer 1 (Scale 1:1)





Layer 2 (Scale 1:1)



Bottom Layer (Scale 1:1)



Realistic View



PART NO: =PCB_PART_NUMBER			<div>Altium™</div>		ADDRESS 1		
APPROVALS		DATE			ADDRESS 2		
ENGINEER: JOSH HORNE		JOSH			ADDRESS 3		
DESIGNER: =PCB_DESIGNER		=PCB_DESIGNER			ADDRESS 4		
CHECKER: =PCB_CHECKER		=PCB_CHECKER		DESIGN ITEM: .Item		DESIGN ITEM REVISION: .ItemRevision	
Reference Documents		BOM DOC: =DOC_NO_BOM		TITLE: BEOVOX-POE REV2			
ASSY DOC: =DOC_NO_FAB_DWG		SIZE: B		CAGE CODE: =CAGE_CODE		DWG NO:	
SCH DOC: =DOC_NO_SCH_DWG						REV:	
PCB DOC: =PCB_DWG_NO		SCALE:		FILE NAME: beovox-poe.PCBDwf		SHEET: 1 OF 2	

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTium LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REV STATUS OF SHEETS	REV											REVISIONS				
	SHEET											ZONE	REV	DESCRIPTION	DATE	APPROVED


Layer Stack Legend


Material	Layer	Thickness	Dielectric Material	Type	Gerber
	Top Overlay			Legend	GTO
Surface Material	Top Solder	0.03mm	Solder Resist	Solder Mask	GTS
Copper	Top Layer	0.04mm		Signal	GTL
Prepreg		0.21mm	PP-006	Dielectric	
CF-004	Layer 1	0.02mm		Signal	G1
		1.06mm	FR-4	Dielectric	
CF-004	Layer 2	0.02mm		Signal	G2
Prepreg		0.21mm	PP-006	Dielectric	
Copper	Bottom Layer	0.04mm		Signal	GBL
Surface Material	Bottom Solder	0.03mm	Solder Resist	Solder Mask	GBS
	Bottom Overlay			Legend	GBO

Total thickness: 1.64mm

PCB Configuration

Copper Thickness	1oz, all layers
Soldermask	Black, Top / Bottom layer
Silkscreen	White, Top / Bottom layer
Surface	HASL or ENIG
Minimum Clearance	6mils
Minimum Hole Size	0.3mm
Blind Vias	No
Impedance Match	Recommended, but not required
Material	FR-4
Via Fill	No
Board Thickness	1.6mm



PART NO: =PCB_PART_NUMBER							
APPROVALS		DATE					
ENGINEER: JOSH HORNE		JOSH					
DESIGNER: =PCB_DESIGNER		=PCB_DESIGNER					
CHECKER: =PCB_CHECKER		=PCB_CHECKER		DESIGN ITEM: .Item			
Reference Documents				DESIGN ITEM REVISION: .ItemRevision			
BOM DOC: =DOC_NO_BOM				TITLE: BEOVOX-POE REV2			
ASSY DOC: =DOC_NO_FAB_DWG							
SCH DOC: =DOC_NO_SCH_DWG							
PCB DOC: =PCB_DWG_NO				SIZE: CAGE CODE: =CAGE_CODE			
NEXT ASSY		USED ON		DWG NO:			
APPLICATION				REV:			
				SCALE: FILE NAME: beovox-poe.PCBDwf			
				SHEET: 2 OF 2			