Skip to content
View hossamfadeel's full-sized avatar

Block or report hossamfadeel

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this userโ€™s behavior. Learn more about reporting abuse.

Report abuse
hossamfadeel/README.md

Hi there ๐Ÿ‘‹

  • ๐Ÿ”ญ Iโ€™m currently working on designing and implementing digital circuits for FPGA and ASIC systems...
  • ๐ŸŒฑ Iโ€™m currently learning about the latest advances in computing hardware and algorithmic research...
  • ๐Ÿ‘ฏ Iโ€™m looking to collaborate on projects that leverage the power of FPGA and high-speed communication interfaces and protocols to create efficient and reliable systems...
  • ๐Ÿ’ฌ Ask me about my experience with ASIC tape-outs, RTL coding, FPGA synthesis, or anything related to hardware architecture and design!...
  • ๐Ÿ“ซ How to reach me: Github, Linkedin

Hey ๐Ÿ‘‹, I'm Hossam Hassan!

Linkedin Badge Website Badge

Glad to see you here! ย 

Skills

Programming Languages:

  • Verilog
  • SystemVerilog
  • VHDL
  • Python
  • C
  • Tcl
  • Bash

Hardware Platforms:

  • FPGAs
    • Xilinx FPGAs
    • Intel FPGAs
  • Accelerators cards
    • Xilinx Accelerators cards (U55, U280, U250)
    • Intel Accelerators cards (BittWare IA-840f)
  • Microcontroller
    • STM32 Microcontroller
    • Arduino
    • PIC
    • Cypress PSoC
  • Microprocessors
    • ARM
    • RISC-V
  • ASICs
    • MagnaChip 130nm
    • Samsung 65nm

Software and Tools:

  • Xilinx (Vitis HLS, Vivado, Vitis)
  • Intel (Quartus Prime, oneAPI)
  • MATLAB
  • Synopsys: Design Compiler, VCS, IC Compiler.
  • Cadence: Genus, Xcelium
  • Mentor Graphics ModelSim/Questa

Protocols:

  • AXI-4 MM, Lite, and Stream protocol
  • ABP bus protocol
  • PCIe interface

Other Skills and Technologies:

  • High-Level Synthesis (HLS) flow
  • High-speed communication protocols
  • Zero-Knowledge Proof (ZKP) related technology
  • Hardware Implementation of SHA-256 algorithm
  • Hardware Development of the Number Theoretic Transform (NTT)
  • Hardware Development of the Multi-Scalar Multiplication (MSM)
  • Hardware Development of FPGA-based Underwater Sonar Devices
  • Implementing Lossless and Near-Lossless Sonar audio and RAW Data compression using IMA ADPCM Algorithm
  • Implementing a modified version JPEG-LS (JPEG- Lossless image compression standard)
  • FPGA-to-FPGA Communication Using Xilinx Aurora IP
  • Ethernet-Based data transfer between PC Software and FPGA-Based Sonar Hardware Device using LWIP
  • Custom USB HID implementation
  • Debugging and redesigning a VHDL code for variable frequency generation and control of the Sonar Acoustic Camera Device based on Xilinx Artix-7 FPGA
  • MATLAB for various tasks, including verification of I2S protocol and FFT output comparison
  • RTL design and verification of various digital circuits and systems
  • FPGA and GPU acceleration for ZKP systems

Talking about Personal Stuffs:

  • ๐Ÿ‘จ๐Ÿปโ€๐Ÿ’ป ย  Most of my projects are available on Github.
  • ๐Ÿ“ซ ย  How to reach me: hossamfadeel@gmail.com.

My Absolute Favorites:

  • ๐Ÿ’ป ย  I love exploring new tech stack and building cool stuffs.

  • ๐Ÿ“ฐ ย  Reading & writing tech blogs whenever possible.

  • ๐Ÿ• ย  Hackathons, meetups & tech events.

Show some โค๏ธ by starring some of the repositories!

Popular repositories Loading

  1. Verilog-Based-NoC-Simulator Verilog-Based-NoC-Simulator Public

    Verilog-Based-NoC-Simulator

    Verilog 8 3

  2. AI-Chip AI-Chip Public

    Forked from basicmi/AI-Chip

    A list of ICs and IPs for AI, Machine Learning and Deep Learning.

    PHP 3

  3. SineWaveVerilog SineWaveVerilog Public

    Generate of two different frequencies Sine waves with same number of samples

    Verilog 2 1

  4. RFSoC_Controller_V2 RFSoC_Controller_V2 Public

    Version 2 of RFSoC_Controller

    VHDL 2 2

  5. System-Verilog-Packet-Library System-Verilog-Packet-Library Public

    Forked from sach/System-Verilog-Packet-Library

    System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers

    SystemVerilog 2

  6. Universal_Verification_Methodology Universal_Verification_Methodology Public

    Forked from Psichico/Universal_Verification_Methodology

    Universal_Verification_Methodology ALU Example

    SystemVerilog 2