Skip to content

Posit Fused Multiply-Add and Multiply-Accumulate Arithmetic Units

License

Notifications You must be signed in to change notification settings

hpc-ulisboa/Posit-FMA-Units

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

4 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Posit-FMA-Units

Parametric Posit Fused Multiply-Add and Multiply-Accumulate Arithmetic Units described in VHDL.

The designs correspond to the reference units used in the following article:

@inproceedings{Crespo2023,
  title={Trading Performance, Power, and Area on Low-Precision Posit MAC Units for CNN Training},
  author={Crespo, Luís and Tomás, Pedro and Roma, Nuno and Neves, Nuno},
  booktitle={2023 IEEE 35th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)},
  year={2023},
  organization={IEEE}
}

Maintainer: Luís Crespo luis.miguel.crespo@tecnico.ulisboa.pt

Features

The units are parametric designs used to study Posit arithmetic. It allows generating Posit units with different precision and exponent parameters as well as different standard realeases.

About

Posit Fused Multiply-Add and Multiply-Accumulate Arithmetic Units

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages