Hello, I'm Ibrahim. I graduated from the Electronics and Communication Engineering department. I strongly believe that students in this field should have a comprehensive understanding of the journey from electrical circuits to end-user products such as websites, social media platforms, GPS systems, and more. To achieve this, I have delved into various areas including digital circuit design, embedded systems, communication projects utilizing USRP, and machine learning. Recently, I've shifted my focus towards web development and applications, embarking on a full-stack adventure. Consequently, I've begun sharing insights through repo covering electronics, programming, and communication. I hope you find them valuable.
jr. full stack engineer
- Istanbul, TURKIYE
- in/ibrahim-samed-yalçın-4b6086185
- https://medium.com/@yalcini18
Pinned Loading
-
-
Cache-1
Cache-1 PublicForked from canbozaci/Cache
L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC
Verilog
-
FPGA-programming_projects
FPGA-programming_projects Publicgate level fpga programming with verilog
VHDL
-
iki-atlamal-BPSK-USRP-uygulamalar-dual-hop-BPSK-on-USRP
iki-atlamal-BPSK-USRP-uygulamalar-dual-hop-BPSK-on-USRP PublicMATLAB
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.