Skip to content
original 8bit CPU of ICF3-Z
Verilog C Perl Makefile Coq
Branch: master
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
czabcd
czctl
czpmem
czreg
czsmem
fpga/arty
icf3z
isimz
sim1
sim2
tb
tbs/sram64kb
LICENSE
NOTICE
README.md

README.md

Zevios ICF3-Z Core

Zevios is original CPU of ICF3-Z. It is 8bit CPU which is implemented with a very small number of transistors, and works in areas that cannot be achieved with a 32bit CPU. "16bit divided 8bit" can be executed in 17 cycles. With conditions, "24bit divided 8bit" can be executed in 17 cycles. It has 16-bit compression instruction that is user defined. Its instruction also be used as a function like a virtual machine.

Target Device

ASIC and FPGA

HDL

icarus verilog

Xilinx Vivado

Other verilog

Implementation size

Board : Arty

FPGA : Xilinx XC7A35TICSG324-1L

tool : Vivado 2019.2

option LUT FF BRAM LUT-RAM Freq
Area 390 197 1.5 10 150MHz
Area 406 197 1.5 10 160MHz
Perf 481 197 1.5 10 175MHz

BRAM 1.5 = 1 (Program Memory 4KB) + 0.5 (Data Memory 2KB) + 0 (micro code)

Data Memory include Register and Scratchpad memory.

Web site

https://icf3z.idletime.tokyo (Japanese)

License

Unless otherwise noted, everything in this repository is covered by the Apache License, Version 2.0 (see LICENSE for full text).

Copyright

Copyright (c) 2019-2020 Naoki Hirayama

Notice

The ICF3-Z project aims not to use Japanese taxes.

Contact

ICF3-Z & Zevios

E-mail : icf3z@idletime.tokyo

You can’t perform that action at this time.