



A

TimingGen
File: TimingGen.kicad_schLFO
File: LFO.kicad_schREG
File: REG.kicad_sch

B

PG0
File: PG0.kicad_schPG1
File: PG1.kicad_schPG2
File: PG2.kicad_schPG3
File: PG3.kicad_sch

C

EG0
File: EG0.kicad_schEG1
File: EG1.kicad_schEG2
File: EG2.kicad_schOPO
File: OPO.kicad_schOP1
File: OP1.kicad_schOP2
File: OP2.kicad_schNOISE
File: NOISE.kicad_schACCO
File: ACC0.kicad_schACC1
File: ACC1.kicad_schTIMER
File: TIMER.kicad_sch

D


Do not repost unless otherwise approved by the author
YM2151 confidential preliminary schematics
IKA Victor Co., Inc.














Sheet: /
File: YM2151.kicad_sch

Title: YM2151



Size: A4 Date: 2023-07-01
KiCad E.D.A. eeschema (6.0.7)

Rev: v1.1
Id: 1/18









BUS CONTROL SIGNAL DECODER AND SYNCHRONIZER








HIREG TEMPORARY REGISTER AND FLAGS




HIREG REGISTER ADDRESS DECODER




LOREG REGISTER ADDRESS DECODER





Extended LFP















NETKON_CURRENT
NETENSTATE_CURR_RS
NETENSTATE_CURR_RS
NETFIRST_DECAY_END
NETFIRST_DECAY_END
NETKON_DETECTED
NETKON_DETECTED
NETATTEN_MAX
NETATTEN_MIN

GLOBAL_CLOCK
GLOBAL_CLOCK

