-
L2MIS in 'cpucounter.h' using three events to count.
My question is why not use the event 'L2_RQSTS.MISS' (Event num:24 Umask 3F)? The description 'All requests that missed L2.' is more likely the 'L2 miss'. |
Beta Was this translation helpful? Give feedback.
Answered by
opcm
Jul 28, 2021
Replies: 2 comments
-
|
L3 cache does not have events directly comparable to L2_RQSTS.MISS on many architectures, therefore to provide stats that can be compared across L2 and L3 other events were used. |
Beta Was this translation helpful? Give feedback.
0 replies
Answer selected by
opcm
-
|
Skylake 😂😂
…------------------ Original ------------------
From: opcm ***@***.***>
Date: Wed,Jul 28,2021 3:59 PM
To: opcm/pcm ***@***.***>
Cc: BiYX ***@***.***>, Author ***@***.***>
Subject: Re: [opcm/pcm] Why the 'L2 miss' sums three events? (#312)
on which CPU architecture did you consider to use L2_RQSTS.MISS ?
—
You are receiving this because you authored the thread.
Reply to this email directly, view it on GitHub, or unsubscribe.
|
Beta Was this translation helpful? Give feedback.
0 replies
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
L3 cache does not have events directly comparable to L2_RQSTS.MISS on many architectures, therefore to provide stats that can be compared across L2 and L3 other events were used.