🧉
Mateanding
Computer engineering student at UNC - Argentina. Interested in everything to do with RTL , computer architecture, OS dev, HPC, digital communications and ML
- Argentina
Pinned Loading
-
2dconv-FPGA
2dconv-FPGA PublicA 2D convolution hardware implementation written in Verilog
-
FCN-car-segmentation
FCN-car-segmentation PublicA Fully Convolutional Network for car sergmentation
Python
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.