### NAND

# Result of using Yosys to convert to NANDs for various softcores

core name	options	NANDs
darkriscv glacial serv		50424 2063 3595
picorv32		34463
vexriscv	MinDebugCache	49214
Hazard3	1 port	42042
Hazard3	2 ports	41790
drv16 reg		5029
drv16 alu		660
drv16 adapt		109
drv16 bytes		117
drv16 control		471
drv16		6547

core name	options	NANDs	
femto8 femto16 zpu_avalanche j0 (gameduino) j0 ukp (nestang)	no mult (16 stk)	1730 6827 7997 20998 10616 3961	includes code ROM
MCPU		425	
6502 (nestang)		4891	
cray1		303823	Includes 9 hard_v_reg, 65 latches

### NAND

MiniCPU_SerPCU		1105
MiniCPU_SerALU		1269
	PCU+ALU	2374
Baby 8 blocks		
logic function		98
ALU		280
datapath		3024
test		178
decode		29
cmux		52
fsm2control		167

ice40

Result of synth\_ice40 in Yosys for various softcores

core name	options	total cells fl	ip-flops L	LUT4	CARRY	TBUF	RAM40_4K
darkriscv		7777	2262	5176	339	0	0
glacial		355	84	224	47	0	0
serv		450	201	241	. 8	0	0
picorv32		2683	596	1678	405	0	4
vexriscv	MinDebugCache	2627	991	1534	96	0	6
Hazard3	1 port	4187	507	3330	346	0	4
Hazard3	2 ports	4170	506	3314	346	0	4
drv16 reg		629	256	373	3 0	0	0
drv16 alu		115	0	99	16	0	0
drv16 adapt		38	0	38	0	0	0
drv16 bytes		40	0	40	0	0	0
drv16 control		60	31	29	0	0	0
drv16		964	287	630	16	0	31

core name	options	total cells fli	p-flops I	LUT4	CARRY	TBUF	RAM40_4K
femto8		364	55	257	52	0	0
femto16		1398	194	1038	166	0	0
zpu_avalanche		1651	272	1307	72	0	0
j0 (gameduino)		942	67	782	91	0	2
j0	no mult (16 stk)	590	65	445	78	0	2
ukp (nestang)		494	151	272	68	2	1
MCPU		79	24	35	12	8	0
6502 (nestang)		936	123	754	59	0	0
cray1		37355	8510	25769	3057	0	19 9 hard_v_reg

Page 3

MiniCPU_SerPCU MiniCPU_SerALU PCU+ALU	157 176 333	51 49 100	106 127	0	0	0
Baby 8 blocks	total cells flip	o-flops LI	UT4 CA	rry te	BUF	RAM40_4K
logic function ALU	8 36		8 28	8		
datapath	391	136	247	8		
test decode	21 9	8	13 9			
cmux fsm2control	14 40		14 40			

efinix

Result of synth\_efinix in Yosys for various softcores

core name	options	total cells	flip-flops	LUT4	ADD	MISC	RAM_5K
darkriscv		7543	2262	4905	375	1	0
glacial		331	84	186	60	1	0
serv		401	164	225	11	1	0
picorv32		2321	565	1308	443	1	4
vexriscv	MinDebugCache	2549	991	1440	111	1	6
Hazard3	1 port	3985	538	3058	383	2	4
Hazard3	2 ports	3951	537	3025	383	2	4
drv16 reg		655	256	398	0	1	0
drv16 alu		101	. 0	83	18	0	0
drv16 adapt		38	0	38	0	0	0
drv16 bytes		40	0	40	0	0	0
drv16 control		60	31	28	0	1	0
drv16		895	287	589	18	1	0

core name	options	total cells fli	p-flops	LUT4	ADD	MISC	RAM_5K
femto8 femto16 zpu_avalanche j0 (gameduino) j0 ukp (nestang) MCPU 6502 (nestang) cray1	no mult (16 stk)	329 1272 1558 834 527 452 77 873 35440	55 194 272 33 31 151 24 123 8511	204 884 1203 671 388 196 27 674 23348	69 193 82 127 105 101 17 75 3562	1 1 1 1 3 9 1	0 0 0 2 2 1 0 0 0

Page 5

					efin	ix	
MiniCPU_SerPCU	155	51	103	0	1		0
MiniCPU_SerALU	174	49	124	0	1		0
PCU+ALU	329	100					
Baby 8 blocks	total cells flip	-flops L	JT4 AD	D M	ISC	RAM_5K	
logic function	8		8				
ALU	30		20	10			
datapath	391	136	244	10	1		
toot	22	0	10		1		
test decode	22 9	8	13 9		1		
cmux	13		13				
fsm2control	40		40				
	. •		. •				

gowin

# Result of synth\_gowin in Yosys for various softcores

core name	options	total cells f	lip-flops 1	MISC	ALU	LUT	MuxLUT	RAM16S4
darkriscv		9032	142	176	355	5198	3105	56
glacial		753	84	41	55	351	222	0
serv		1083	201	207	12	452	211	0
picorv32		4039	567	411	424	2009	596	32
vexriscv	MinDebugCache	3692	1038	363	105	1762	377	47
Hazard3	1 port	12196	602	343	366	7045	3808	32
Hazard3	2 ports	11220	601	463	336	6483	3305	32
drv16 reg		70	0	62	0	0	0	8
drv16 alu		327	0	56	17	145	109	0
drv16 adapt		165	0	92	0	53	20	0
drv16 bytes		160	0	68	0	62	30	0
drv16 control		219	31	63	0	80	45	0
drv16		1087	31	53	17	582	396	8

core name	options	total cells	flip-flops	MISC	ALU	LUT	MuxLUT	RAM16S4
femto8		1514	. 55	5 29	62	771	597	0
femto16		3240	194	55	182	1780	1029	0
zpu_avalanche		3930	272	2 104	78	2053	1423	0
j0 (gameduino)		2064	. 35	78	112	1245	578	16
j0	no mult (16 stk)	4250	31	. 78	91	2163	1879	8
ukp (nestang)		986	151	. 29	89	477	240	0
MCPU		187	24	20	15	90	38	0
6502 (nestang)		1833	123	3 41	68	1100	501	0
cray1		C	D latches	not suppo	orted			

aowin	

MiniCPU_SerPCU MiniCPU_SerALU PCU+ALU	167 407 574	51 49 100	19 14	0	84 217	13 127	0
Baby 8 blocks	total cells flip	-flops MIS	SC ALU	LU	T Mu	IXLUT RAM	l16S4
logic function ALU	34 106		26 35	9	8 40	22	
datapath	193	8	87	9	57	28	4
test	126	8	13		57	48	
decode	45		26		14	5	
cmux	100		23		41	36	
fsm2control	314		62		137	115	

cyclonev

Result of synth\_intel\_alm -family cyclonev in Yosys for various softcores

	Result of Synthi_	iiilei_aiiii -iaii	illy Cycloric	ev III 105y	S IOI Valid	ous soit	cores			
core name	options	total cells fli	o-flops MI	SC AL	U LI	JT	M18x18	M27x27	memories	mem type
darkriscv		1891	162	178	365	1057	1	C	) 1	28 mlab
glacial		328	84	42	58	144	0	C	)	0
serv		641	204	209	27	201	0	C	)	0
picorv32		2322	608	413	431	868	0	C	)	2 m10k
vexriscv	MinDebugCache	2405	944	191	84	1158	0	C	)	28 mlab+ 3 m10k
Hazard3	1 port	3705	540	375	413	2375	0	C	)	2 m10k
Hazard3	2 ports	3948	539	495	413	2499	0	C	)	2 m10k
drv16 reg		95	0	63	0	0	0	C	)	32 mlab
drv16 alu		127	0	54	18	55	0	C	)	0
drv16 adapt		125	0	91	0	34	0	C	)	0
drv16 bytes		99	0	67	0	32	0	C	)	0
drv16 control		121	31	65	0	25	0	C	)	0
drv16		296	31	35	18	180	0	C	)	32 mlab
non RISC-V:										
core name	options	total cells fli	o-flops MI	SC AL	U LI	JT	M18x18	M27x27	memories	mem type
femto8		331	55	28	46	202	0	C	)	0
femto16		1028	194	56	169	609	0	C	)	0

core name	options	total cells	flip-flops	MISC	ALU	LUT	M18x18	M27x27	memories	mem type
femto8 femto16		331 1028	55 194	_	_		C			0
zpu_avalanche j0 (gameduino)		1331 558	272	109		871	C 1	) (		0 2 m10k
j0	no mult (16 stk)	540	39	77	95	297	C	) (		32 mlab
ukp (nestang) MCPU		561 93	155 24	_	100 15	_	C		) )	0
6502 (nestang) cray1		704 0		41 not supp	68 orted	472	C	) (	)	0

Page 9

cyclonev

MiniCPU_SerPCU MiniCPU_SerALU PCU+ALU	139 167 306	51 49 100	22 14	0	66 104	0	0	0 0
Baby 8 blocks	total cells flip	-flops MIS	SC ALU	LUT	Г М18	x18 M27	x27 memo	ries mem type
logic function ALU datapath	34 63 149	8	26 33 86	10 10	8 20 29			16 mlab
test decode cmux fsm2control	33 34 31 90	8	13 25 22 61		12 9 9 29			20

xilinx

Result of synth\_xilinx -flatten in Yosys for various softcores (default family is xc7)

core name	options	total cells fli	o-flops M	IISC	CARRY4 L	UT	MuxLUT	DSP48	memories	mem type
darkriscv		2506	150	281	68	1428	498	1	L	80 RAM32x1D+RAM32M(16)
glacial		298	84	44	15	139	16	C	)	0
serv		650	201	207	4	212	26	C	)	0
picorv32		2447	572	657	97	1038	67	C	)	16 RAM32M
vexriscv	MinDebugCache	2758	914	453	28	1260	100	C	)	3 RAMB18E1+RAM36E1(1)
Hazard3	1 port	5006	612	1001	93	2799	485	C	)	16 RAM32M
Hazard3	2 ports	5431	611	1118	93	2967	626	C	)	16 RAM32M
drv16 reg		71	0	63	0	0	0	C	)	8 RAM32M
drv16 alu		120	0	54	5	50	11	C	)	0
drv16 adapt		128	0	91	0	35	2	C	)	0
drv16 bytes		99	0	67	0	32	0	C	)	0
drv16 control		135	31	76	0	23	5	C	)	0
drv16		356	31	64	5	199	49	C	)	8 RAM32M

core name	options	total cells	flip-flops	MISC	CARRY4 I	LUT	MuxLUT	DSP48	memories	mem type
femto8		267	55	5 52	2 20	133	7	(	0	0
femto16		1071	194	118	3 50	635	74	(	0	0
zpu_avalanche		1307	272	2 10	5 21	754	155	(	0	0
j0 (gameduino)		797	43	3 110	24	397	190	-	1	32 RAM32x1D
j0	no mult (16 stk)	683	39	10	7 19	315	171	(	0	32 RAM32x1D
ukp (nestang)		527	159	7:	1 25	213	58	(	0	1 RAMB18E1
MCPU		101	24	1 3!	5 5	36	1	(	0	0
6502 (nestang)		780	123	3 43	3 14	520	80	(	0	0
cray1		25005	6803	1056	811	15406	661	1:	1	257 RAM32x1D+RAMB18E1(1)

Page 11

xilinx

MiniCPU_SerPCU MiniCPU_SerALU PCU+ALU	137 171 308	51 49 100	19 14	0 0	65 97	2 11	0	0
Baby 8 blocks	total cells flip	-flops MIS	SC CAF	RRY4 LUT	Mu	xLUT DSP	48 memories	mem type
logic function ALU	34 59		26 33	3	8 19	4		
datapath	131	8	86	3	30			4 RAM32M
test	34	8	13		10	3		
decode	34		25		9			
cmux	39		22		11	6		
fsm2control	107		61		28	18		