

# 1. Description

# 1.1. Project

Project Name	stm32f7-drone
Board Name	NUCLEO-F722ZE
Generated with:	STM32CubeMX 6.1.0
Date	11/24/2020


## 1.2. MCU

MCU Series	STM32F7
MCU Line	STM32F7x2
MCU name	STM32F722ZETx
MCU Package	LQFP144
MCU Pin number	144

# 1.3. Core(s) information

Core(s)	Arm Cortex-M7

# 2. Pinout Configuration



# 3. Pins Configuration


Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP144	(function after		Function(s)	
	reset)			
6	VBAT	Power		
7	PC13	I/O	GPIO_EXTI13	USER_Btn [B1]
8	PC14-OSC32_IN	I/O	RCC_OSC32_IN	
9	PC15-OSC32_OUT	I/O	RCC_OSC32_OUT	
16	VSS	Power		
17	VDD	Power		
23	PH0-OSC_IN	I/O	RCC_OSC_IN	MCO
24	PH1-OSC_OUT	I/O	RCC_OSC_OUT	
25	NRST	Reset		
30	VDD	Power		
31	VSSA	Power		
32	VREF+	Power		
33	VDDA	Power		
34	PA0-WKUP	I/O	TIM2_CH1	
37	PA3	I/O	TIM2_CH4	
38	VSS	Power		
39	VDD	Power		
42	PA6	I/O	TIM3_CH1	TIM_3_CH1_MOTOR_1
43	PA7	I/O	TIM3_CH2	TIM_3_CH1_MOTOR_2
46	PB0	I/O	TIM3_CH3	TIM_3_CH1_MOTOR_3
47	PB1	I/O	ADC1_IN9	ADC_THROTTLE_CONTR OL
51	VSS	Power		
52	VDD	Power		
54	PF14 *	I/O	GPIO_Input	
55	PF15 *	I/O	GPIO_Input	
58	PE7	I/O	TIM1_ETR	
60	PE9	I/O	TIM1_CH1	
61	VSS	Power		
62	VDD	Power		
64	PE11	I/O	TIM1_CH2	
66	PE13	I/O	TIM1_CH3	
67	PE14	I/O	TIM1_CH4	
71	VCAP_1	Power		
72	VDD	Power		
75	PB14 *	I/O	GPIO_Output	LD3 [Red]

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
77	PD8	I/O	USART3_TX	STLK_RX [STM32F103CBT6_PA3]
78	PD9	I/O	USART3_RX	STLK_TX [STM32F103CBT6_PA2]
81	PD12	I/O	TIM4_CH1	TIM4_CH1_DMA_LATCH
82	PD13	I/O	TIM4_CH2	TIM4_CH2_MOTOR_1
83	VSS	Power		
84	VDD	Power		
85	PD14	I/O	TIM4_CH3	TIM4_CH3_MOTOR_2
91	PG6 *	I/O	GPIO_Output	
92	PG7 *	I/O	GPIO_Input	USB_OverCurrent [STMPS2151STR_FAULT]
94	VSS	Power		
95	VDDUSB	Power		
99	PC9	I/O	TIM3_CH4	TIM_3_CH1_MOTOR_4
100	PA8	I/O	USB_OTG_FS_SOF	USB_SOF [TP1]
101	PA9	I/O	USB_OTG_FS_VBUS	USB_VBUS
102	PA10	I/O	USB_OTG_FS_ID	
103	PA11	I/O	USB_OTG_FS_DM	USB_DM
104	PA12	I/O	USB_OTG_FS_DP	USB_DP
105	PA13	I/O	SYS_JTMS-SWDIO	TMS
106	VCAP_2	Power		
107	VSS	Power		
108	VDD	Power		
109	PA14	I/O	SYS_JTCK-SWCLK	TCK
120	VSS	Power		
121	VDDSDMMC	Power		
130	VSS	Power		
131	VDD	Power		
133	PB3 **	I/O	SYS_JTDO-SWO	
137	PB7 *	I/O	GPIO_Output	LD2 [Blue]
138	воото	Boot		
139	PB8	I/O	I2C1_SCL	
140	PB9	I/O	I2C1_SDA	
143	PDR_ON	Reset		
144	VDD	Power		

<sup>\*</sup> The pin is affected with an I/O function

<sup>\*\*</sup> The pin is affected with a peripheral function but no peripheral mode is activated

# 4. Clock Tree Configuration



Page 5

# 5. Software Project

## 5.1. Project Settings

Name	Value
Project Name	stm32f7-drone
Project Folder	C:\Users\jeffr\STM32CubeIDE\workspace_1.4.0\stm32f7-drone
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_F7 V1.16.0
Application Structure	Advanced
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

## 5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No
Enable Full Assert	No

## 5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	MX_GPIO_Init	GPIO
2	MX_DMA_Init	DMA
3	SystemClock_Config	RCC
4	MX_USART3_UART_Init	USART3
5	MX_USB_OTG_FS_USB_Init	USB_OTG_FS
6	MX_TIM4_Init	TIM4
7	MX_ADC1_Init	ADC1
8	MX_I2C1_Init	I2C1
9	MX_TIM3_Init	TIM3
10	MX_TIM2_Init	TIM2
11	MX_TIM1_Init	TIM1

stm32f7-drone Project
Configuration Report

# 6. Power Consumption Calculator report

#### 6.1. Microcontroller Selection

Series	STM32F7
Line	STM32F7x2
MCU	STM32F722ZETx
Datasheet	DS11853_Rev3

## 6.2. Parameter Selection

Temperature	25
Vdd	3.3

## 6.3. Battery Selection

Battery	Alkaline(9V)
Capacity	625.0 mAh
Self Discharge	0.3 %/month
Nominal Voltage	9.0 V
Max Cont Current	200.0 mA
Max Pulse Current	0.0 mA
Cells in series	1
Cells in parallel	1


# 6.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP UDM (Under Drive)
Vdd	3.3	3.3
Voltage Source	Battery	Battery
Range	Scale1-High	No Scale
Fetch Type	ITCM RAM REGON	n/a
CPU Frequency	216 MHz	0 Hz
Clock Configuration	HSE PLL	Regulator LP Flash-PwrDwn
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	99 mA	100 μΑ
Duration	0.1 ms	0.9 ms
DMIPS	462.0	0.0
Ta Max	100.75	105
Category	In DS Table	In DS Table

## 6.5. Results

Sequence Time	1 ms	Average Current	9.99 mA
Battery Life	2 days, 14 hours	Average DMIPS	462.24005
			DMIPS

## 6.6. Chart



# 7. Peripherals and Middlewares Configuration

# 7.1. ADC1 mode: IN9

#### 7.1.1. Parameter Settings:

ADCs\_Common\_Settings:

Mode Independent mode

ADC\_Settings:

Clock Prescaler PCLK2 divided by 4

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment Right alignment

Scan Conversion Mode Disabled
Continuous Conversion Mode Disabled
Discontinuous Conversion Mode Disabled
DMA Continuous Requests Disabled

End Of Conversion Selection EOC flag at the end of single channel conversion

ADC\_Regular\_ConversionMode:

Number Of Conversion 1

External Trigger Conversion Source Regular Conversion launched by software

External Trigger Conversion Edge None Rank 1

Channel 9
Sampling Time 3 Cycles

ADC\_Injected\_ConversionMode:

Number Of Conversions 0

WatchDog:

Enable Analog WatchDog Mode false

7.2. I2C1 I2C: I2C

#### 7.2.1. Parameter Settings:

#### Timing configuration:

I2C Speed Mode Standard Mode

I2C Speed Frequency (KHz)100Rise Time (ns)0Fall Time (ns)0Coefficient of Digital Filter0

Analog Filter Enabled

Timing 0x20404768 \*

**Slave Features:** 

Clock No Stretch Mode Disabled
General Call Address Detection Disabled
Primary Address Length selection 7-bit
Dual Address Acknowledged Disabled
Primary slave address 0x6A \*

#### 7.3. RCC

High Speed Clock (HSE): BYPASS Clock Source Low Speed Clock (LSE): Crystal/Ceramic Resonator

#### 7.3.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3

Flash Latency(WS) 7 WS (8 CPU cycle)

**RCC Parameters:** 

HSI Calibration Value 16

TIM Prescaler Selection Disabled

HSE Startup Timout Value (ms) 100

LSE Startup Timout Value (ms) 5000

**Power Parameters:** 

Power Over Drive Enabled

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

#### 7.4. SYS

**Debug: Serial Wire** 

**Timebase Source: SysTick** 

7.5. TIM1

Slave Mode: Reset Mode Trigger Source: ETR1

Channel1: Input Capture direct mode Channel2: Input Capture direct mode

# Channel3: Input Capture direct mode Channel4: Input Capture direct mode

#### 7.5.1. Parameter Settings:

**Counter Settings:** 

Prescaler (PSC - 16 bits value) 1079 \*
Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) 1999 \*

Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 16 bits value) 0

auto-reload preload Enable \*
Slave Mode Controller Reset Mode

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx\_EGR)

Trigger Event Selection TRGO2 Reset (UG bit from TIMx\_EGR)

Trigger:

Trigger Polarity non inverted
Trigger Prescaler Prescaler Prescaler not used

Trigger Filter (4 bits value) 0

**Input Capture Channel 1:** 

Polarity Selection Falling Edge \*

IC Selection Direct
Prescaler Division Ratio No division

Input Filter (4 bits value) 0

**Input Capture Channel 2:** 

Polarity Selection Falling Edge \*

IC Selection Direct
Prescaler Division Ratio No division

Input Filter (4 bits value) 0

**Input Capture Channel 3:** 

Polarity Selection Falling Edge \*

IC Selection Direct
Prescaler Division Ratio No division

Input Filter (4 bits value) 0

**Input Capture Channel 4:** 

Polarity Selection Falling Edge \*

IC Selection Direct
Prescaler Division Ratio No division

Input Filter (4 bits value)

0

#### 7.6. TIM2

Slave Mode: Reset Mode

**Trigger Source: ITR0** 

Channel1: Input Capture direct mode Channel4: Input Capture direct mode

#### 7.6.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value)

Counter Mode

Up

Counter Period (AutoReload Register - 32 bits value)

Internal Clock Division (CKD)

auto-reload preload

Enable \*

Slave Mode Controller

Reset Mode

#### **Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx\_EGR)

#### **Input Capture Channel 1:**

Polarity Selection Falling Edge \*

IC Selection Direct
Prescaler Division Ratio No division

Input Filter (4 bits value) 0

#### **Input Capture Channel 4:**

Polarity Selection Falling Edge \*

IC Selection Direct
Prescaler Division Ratio No division

Input Filter (4 bits value) 0

#### 7.7. TIM3

Channel1: PWM Generation CH1 Channel2: PWM Generation CH2 Channel3: PWM Generation CH3 Channel4: PWM Generation CH4

## 7.7.1. Parameter Settings:

**Counter Settings:** 

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 359 \*

Internal Clock Division (CKD) No Division auto-reload preload Enable \*

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx\_EGR)

**PWM Generation Channel 1:** 

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

**PWM Generation Channel 2:** 

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

**PWM Generation Channel 3:** 

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable

Fast Mode Disable

CH Polarity High

**PWM Generation Channel 4:** 

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable
Fast Mode Disable
CH Polarity High

7.8. TIM4

**Channel1: Output Compare CH1** 

# Channel2: PWM Generation CH2 Channel3: PWM Generation CH3

#### 7.8.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0
Counter Mode Up
Counter Period (AutoReload Register - 16 bits value) 359 \*
Internal Clock Division (CKD) No Division auto-reload preload Enable \*

#### **Trigger Output (TRGO) Parameters:**

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection TRGO Reset (UG bit from TIMx\_EGR)

#### **Output Compare Channel 1:**

Mode Frozen (used for Timing base)

Pulse (16 bits value) 0

Output compare preload Disable
CH Polarity High

#### **PWM Generation Channel 2:**

Mode PWM mode 1

Pulse (16 bits value) 0

Output compare preload Enable
Fast Mode Disable
CH Polarity High

#### **PWM Generation Channel 3:**

Mode PWM mode 1

Pulse (16 bits value) 0
Output compare preload Enable
Fast Mode Disable
CH Polarity High

#### 7.9. **USART3**

#### **Mode: Asynchronous**

#### 7.9.1. Parameter Settings:

#### **Basic Parameters:**

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable

**Advanced Features:** 

Disable Auto Baudrate TX Pin Active Level Inversion Disable RX Pin Active Level Inversion Disable Disable Data Inversion TX and RX Pins Swapping Disable Overrun Enable Enable DMA on RX Error MSB First Disable

7.10. USB\_OTG\_FS

Mode: OTG/Dual\_Role\_Device Activate\_VBUS: VBUS sensing

mode: Activate\_SOF

7.10.1. Parameter Settings:

Signal start of frame Enabled

<sup>\*</sup> User modified value

# 8. System Configuration

# 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PB1	ADC1_IN9	Analog mode	No pull-up and no pull-down	n/a	ADC_THROTTLE_CONTR OL
I2C1	PB8	I2C1_SCL	Alternate Function Open Drain	Pull-up	Very High *	
	PB9	I2C1_SDA	Alternate Function Open Drain	Pull-up	Very High	
RCC	PC14- OSC32_IN	RCC_OSC32_IN	n/a	n/a	n/a	
	PC15- OSC32_OU T	RCC_OSC32_O UT	n/a	n/a	n/a	
	PH0- OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	MCO
	PH1- OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	TMS
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	TCK
TIM1	PE7	TIM1_ETR	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE9	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE11	TIM1_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE13	TIM1_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PE14	TIM1_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM2	PA0-WKUP	TIM2_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA3	TIM2_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM3	PA6	TIM3_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	TIM_3_CH1_MOTOR_1
	PA7	TIM3_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	TIM_3_CH1_MOTOR_2
	PB0	TIM3_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	TIM_3_CH1_MOTOR_3
	PC9	TIM3_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	TIM_3_CH1_MOTOR_4
TIM4	PD12	TIM4_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	TIM4_CH1_DMA_LATCH
	PD13	TIM4_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	TIM4_CH2_MOTOR_1
	PD14	TIM4_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	TIM4_CH3_MOTOR_2
USART3	PD8	USART3_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	STLK_RX [STM32F103CBT6_PA3]
	PD9	USART3_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	STLK_TX [STM32F103CBT6_PA2]

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
USB_OTG_ FS	PA8	USB_OTG_FS_ SOF	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USB_SOF [TP1]
	PA9	USB_OTG_FS_ VBUS	Input mode	No pull-up and no pull-down	n/a	USB_VBUS
	PA10	USB_OTG_FS_I D	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PA11	USB_OTG_FS_ DM	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USB_DM
	PA12	USB_OTG_FS_ DP	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USB_DP
Single Mapped Signals	PB3	SYS_JTDO- SWO	n/a	n/a	n/a	
GPIO	PC13	GPIO_EXTI13	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	USER_Btn [B1]
	PF14	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PF15	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	
	PB14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD3 [Red]
	PG6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PG7	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	USB_OverCurrent [STMPS2151STR_FAULT]
	PB7	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD2 [Blue]

## 8.2. DMA configuration

DMA request	Stream	Direction	Priority
TIM4_CH1	DMA1_Stream0	Memory To Peripheral	Very High *
I2C1_RX	DMA1_Stream5	Peripheral To Memory	Very High *
I2C1_TX	DMA1_Stream7	Memory To Peripheral	Very High *

#### TIM4\_CH1: DMA1\_Stream0 DMA request Settings:

Mode: Normal Use fifo: Enable \* FIFO Threshold: Full Peripheral Increment: Disable Memory Increment: Enable \* Peripheral Data Width: Word \* Memory Data Width: Word \* Peripheral Burst Size: Single Memory Burst Size: Single

#### I2C1\_RX: DMA1\_Stream5 DMA request Settings:

Mode: Normal
Use fifo: Enable \*

FIFO Threshold: Full
Peripheral Increment: Disable
Memory Increment: Enable \*

Peripheral Data Width: Byte
Memory Data Width: Byte

Peripheral Burst Size: 4 Increment \*

Memory Burst Size: 4 Increment \*

#### I2C1\_TX: DMA1\_Stream7 DMA request Settings:

Mode: Normal
Use fifo: Enable \*

FIFO Threshold: Full
Peripheral Increment: Disable

Memory Increment: Enable \*

Peripheral Data Width: Byte
Memory Data Width: Byte

Peripheral Burst Size: 4 Increment \*

Memory Burst Size: 4 Increment \*

# 8.3. NVIC configuration

# 8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
DMA1 stream0 global interrupt	true	0	0
DMA1 stream5 global interrupt	true	0	0
DMA1 stream7 global interrupt	true	0	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
ADC1, ADC2 and ADC3 global interrupts	unused		
TIM1 break interrupt and TIM9 global interrupt	unused		
TIM1 update interrupt and TIM10 global interrupt	unused		
TIM1 trigger and commutation interrupts and TIM11 global interrupt	unused		
TIM1 capture compare interrupt		unused	
TIM2 global interrupt	unused		
TIM3 global interrupt	unused		
TIM4 global interrupt	unused		
I2C1 event interrupt	unused		
I2C1 error interrupt	unused		
USART3 global interrupt	unused		
EXTI line[15:10] interrupts	unused		
FPU global interrupt	unused		

## 8.3.2. NVIC Code generation

Select for init	Generate IRQ	Call HAL handler
sequence ordering	handler	
false	true	false
false	true	false
false	true	false
	sequence ordering  false false	sequence ordering handler  false true  false true

Enabled interrupt Table	Select for init	Generate IRQ	Call HAL handler
	sequence ordering	handler	
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	true	false
Debug monitor	false	true	false
Pendable request for system service	false	true	false
System tick timer	false	true	true
DMA1 stream0 global interrupt	false	true	true
DMA1 stream5 global interrupt	false	true	true
DMA1 stream7 global interrupt	false	true	true

<sup>\*</sup> User modified value

# 9. System Views

9.1. Category view

9.1.1. Current



## 10. Docs & Resources

Type Link

Datasheet http://www.st.com/resource/en/datasheet/DM00330506.pdf

Reference http://www.st.com/resource/en/reference\_manual/DM00305990.pdf

manual

Programming http://www.st.com/resource/en/programming manual/DM00237416.pdf

manual

Errata sheet http://www.st.com/resource/en/errata\_sheet/DM00305994.pdf

Application note http://www.st.com/resource/en/application\_note/CD00167594.pdf

Application note http://www.st.com/resource/en/application\_note/CD00211314.pdf

Application note http://www.st.com/resource/en/application\_note/CD00259245.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264321.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264342.pdf

Application note http://www.st.com/resource/en/application\_note/CD00264379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00042534.pdf

Application note http://www.st.com/resource/en/application\_note/DM00046011.pdf

Application note http://www.st.com/resource/en/application\_note/DM00072315.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073742.pdf

Application note http://www.st.com/resource/en/application\_note/DM00073853.pdf

Application note http://www.st.com/resource/en/application\_note/DM00080497.pdf

Application note http://www.st.com/resource/en/application\_note/DM00081379.pdf

Application note http://www.st.com/resource/en/application\_note/DM00129215.pdf

Application note http://www.st.com/resource/en/application\_note/DM00160482.pdf

Application note http://www.st.com/resource/en/application\_note/DM00164538.pdf

Application note http://www.st.com/resource/en/application\_note/DM00164549.pdf

Application note http://www.st.com/resource/en/application\_note/DM00173083.pdf

Application note http://www.st.com/resource/en/application\_note/DM00210367.pdf

Application note http://www.st.com/resource/en/application\_note/DM00220769.pdf

Application note http://www.st.com/resource/en/application\_note/DM00227538.pdf

Application note http://www.st.com/resource/en/application\_note/DM00257177.pdf http://www.st.com/resource/en/application\_note/DM00272912.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00272913.pdf Application note http://www.st.com/resource/en/application\_note/DM00226326.pdf http://www.st.com/resource/en/application\_note/DM00236305.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00281138.pdf http://www.st.com/resource/en/application note/DM00296349.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00327191.pdf Application note http://www.st.com/resource/en/application note/DM00340311.pdf Application note http://www.st.com/resource/en/application note/DM00337702.pdf Application note http://www.st.com/resource/en/application\_note/DM00354244.pdf Application note http://www.st.com/resource/en/application\_note/DM00315319.pdf Application note http://www.st.com/resource/en/application\_note/DM00380469.pdf Application note http://www.st.com/resource/en/application\_note/DM00395696.pdf http://www.st.com/resource/en/application\_note/DM00431633.pdf Application note Application note http://www.st.com/resource/en/application\_note/DM00493651.pdf Application note http://www.st.com/resource/en/application\_note/DM00536349.pdf Application note http://www.st.com/resource/en/application\_note/DM00600614.pdf