

EE60032: Analog Signal Processing



Dr. Ashis Maity
Assistant Professor

Email: ashis@ee.iitkgp.ac.in
Department of Electrical Engineering
Indian Institute of Technology, Kharagpur
West Bengal, India

Course Information

- Course page:
http://www.facweb.iitkgp.ac.in/~ashismaity/Analog_Signal_Processing_Autumn_2020.html
- References:
 1. Linear Integrated Circuits by D. Roy Choudhury and Shail B. Jain, New Age International Publisher
 2. Analog Integrated Circuit Design, (2nd Edition) by Tony Chan Carusone, David Johns, Kenneth Martin, Wiley
 3. Design with Operational Amplifiers and Analog Integrated Circuits by Sergio Franco (Fourth Edition), McGraw Hill Education
 4. Analog Filter Design by Rolf Schaumann, Haiqiao Xiao, Mac Van Valkenburg, (Second Indian Edition), Oxford University Press
 5. Fundamental of Microelectronics by Bezd Razavi, Wiley
 6. Microelectronic Circuits by Sedra and Smith, (Fifth Edition), Oxford Indian Edition
 7. CMOS Analog Circuit Design by Allen and Holberg, Oxford Indian Edition
 8. Design of Analog CMOS Integrated Circuits by Bezd Razavi, Tata McGraw-Hill
- Register yourself in Moodle.

Tentative Systematic Evaluation Criteria

1. Try yourself: 30%

- ✓ Meet the strict deadlines: Every Saturday by 11:59 PM.
- ✓ Those who have internet connectivity issue, plan to submit early.

2. Class Tests on Each Module: 40%

- ✓ After completion of each module, one class test will be conducted.

3. Class Test on Whole Syllabus: 30%

- ✓ At the end, one class test on whole syllabus will be conducted.

This is a tentative plan. Based on pandemic situation, it may change.

1. Course Objective:

- ✓ Provides a system level (not IC level) perspective of Analog Signal Processing
- ✓ Study different blocks involved in signal processing except DSP.
- ✓ After this course, the students will be able to design the whole chain in system level except the processing in digital domain. Such processing are taught in DSP class.


2. Course Name: **Analog Signal Processing**

3. What is signal?

4. Why analog signal?

5. Why do we need processing?

Example of simple system and its basic building blocks



Brief contents of the course

- **Module-1: Signal processing using operational amplifier**
- **Module-2: Analog and switched capacitor filters**
- **Module-3: Data converters**
- **Module-4: Oscillator and Phase locked loop**
- **Module-5: Noise**

EE60032: Analog Signal Processing





Dr. Ashis Maity
Assistant Professor

Email: ashis@ee.iitkgp.ac.in
Department of Electrical Engineering
Indian Institute of Technology, Kharagpur
West Bengal, India

Module-1: Signal processing using operational amplifier

Operational amplifier

- The symbols of a comparator and an op-amp are the same
- Is there any fundamental difference in operation?
 - Op-amp operates in closed loop whereas the comparator operates in open-loop configuration. Exception: Schmitt trigger
 - Their region of operations are different. Op-amp operates in small signal domain whereas the comparator in large signal.




Operational amplifier

- Properties of an ideal op-amp:
 - Infinite dc (open-)loop gain, $A_v(0)=\infty$
 - Infinite loop bandwidth, $f_{BW}=\infty$
 - Infinite input impedance, $R_i=\infty$
 - Zero output impedance, $R_o=0$


Ideal op-amp does not exist! Then, what is the significance?

- Different non-idealities in op-amp:
 - Input bias current, Input offset current, Input offset voltage: Mostly affect the DC performance
 - High dc (open-)loop gain, High loop bandwidth, High input impedance, Low output impedance: Mostly affect the AC performance



Non-idealities: Input bias current



- Assumption: Bias currents are equal, i.e., $I_B^{(+)}=I_B^{(-)}$
- How much output offset is getting created?
 - If $v_i=0$, $v_o=+I_B^{(-)}R_f$
 - Example: $R_f=1 \text{ M}\Omega$, $I_B^{(-)}= 500 \text{ nA}$, $v_o= 500 \text{ mV}$
- How to compensate the output offset due to input bias current?



Conceptual development

Try yourself!
 $R_C=R_1||R_F$


Hint: R_1 will carry current



Practical implementation

Non-idealities: Input offset current

- Assumption: Bias currents are equal, i.e., $I_B^{(+)} \neq I_B^{(-)}$ and $|I_{os}| = I_B^{(+)} - I_B^{(-)}$
- How much output offset is getting created?
 - $v_C = I_B^{(+)} R_C$,
 - $I_1 = v_C / R_1 = I_B^{(+)} R_C / R_1$
 - $I_1 + I_f = I_B^{(-)}$
 - Try yourself!**
 $v_o = R_f I_{os}$



Non-idealities: Input offset voltage




- Input offset voltage can arise for different reasons:

- ✓ Input pair mismatch
 - ✓ Output transistors mismatch

- How to quantify?

- ✓ Differential input voltage between inverting and non-inverting terminal.
 - ✓ Voltage to be applied to make output zero.

- What is its implication at the output?



Op-amp with input offset voltage with any polarity

Try yourself!

Calculate the output voltage
due to input offset of
an inverting amplifier

Non-inverting amplifier and calculation of output voltage due to input offset

Calculation of total output offset voltage

- Total offset voltage due to input bias current, input offset current and input offset voltage
 - If compensating resistance R_c is not used:

$$V_{OT} = \left(1 + \frac{R_f}{R_l}\right) V_{OS} + R_f I_B$$

- ✓ Assumption: input offset current $I_{OS} <$ input bias current I_B
- ✓ Depending on the polarity of V_{OS} , the associated term could be positive or negative



- If compensating resistance is used:

$$V_{OT} = \left(1 + \frac{R_f}{R_l}\right) V_{OS} + R_f I_{OS}$$

- ✓ As $I_{OS} < I_B$, the use of R_c reduces the offset voltage.


Try Yourself: Tutorial Problems

1. For the non-inverting amplifier as shown in the figure, $R_1 = 1 \text{ K}\Omega$, $R_f = 10 \text{ K}\Omega$.
 - a) Calculate the maximum output offset voltage due to V_{ios} and I_B . Assume the op-amp has $V_{ios} = 10 \text{ mV}$, $I_B = 300 \text{ nA}$ and $I_{os} = 50 \text{ nA}$.
 - b) Calculate the value of R_{comp} needed to reduce the effect of I_B .
 - c) Calculate the maximum output offset voltage if R_{comp} as calculated in (b) is connected in the circuit.
2. In an inverting amplifier $R_1 = 100 \text{ K}\Omega$, $R_f = 10 \text{ M}\Omega$ and $V_{ios} = 6 \text{ mV}$ and $I_B = 500 \text{ nA}$.
 - a) Calculate maximum output offset voltage caused by input offset voltage V_{ios} .
 - b) Calculate maximum output offset voltage caused by input bias current I_B .




Offset Voltage Compensation

- When offset compensation pin is available:



Offset compensation network in 741 op-amp

- When no offset null pins are available:




External offset compensation network in an inverting amplifier

$$V_{OS} = \pm V \left(\frac{R_4}{R_3 + R_4} \right)$$

✓ $R_4 \ll R_3$

✓ Example: $R_4=100 \Omega$, $R_3=100 \text{ k}\Omega$, $V=15 \text{ V}$, then $-15 \text{ mV} \leq V_{OS} \leq +15 \text{ mV}$




External offset compensation network in a non-inverting amplifier

$$V_{OS} = \pm V \left(\frac{R_4}{R_3 + R_4} \right)$$

1. I_B , I_{OS} , V_{OS} are not constant for a given op-amp. Rather, they can vary:
 - a) Over temperature
 - b) Over supply voltage
 - c) Over time
2. Temperature causes most serious issues.
3. Thermal drift is defined as the average rate of change of a particular quantity per unit change in temperature. For examples: $\Delta I_B/\Delta T$ ($\text{pA}/\text{^\circ C}$), $\Delta I_{OS}/\Delta T$ ($\text{pA}/\text{^\circ C}$), $\Delta V_{OS}/\Delta T$ ($\mu\text{V}/\text{^\circ C}$),
4. It is not a constant value and usually non-uniform/non-linear over temperature range.
5. So, a circuit nulled at 25°C , may not remained nulled at other temperature.
6. Datasheet usually specify the average or maximum thermal drift.

Power Supply Rejection Ratio (PSRR)

1. Op-amp output is sensitive to the power supply voltage.
2. Power Supply Rejection Ratio (PSRR)=Change in Supply voltage/Change in output voltage.
3. $\text{PSR}=20\log_{10}(\text{PSRR})$
4. Datasheet gives DC PSR as well as AC PSR performance.



Try Yourself: Consider an op-amp with PSR of 90 dB. When the op-amp is operated with a power supply gets a voltage step of 0.5 V, find out the change at the output of the op-amp.

EE60032: Analog Signal Processing



Dr. Ashis Maity
Assistant Professor

Email: ashis@ee.iitkgp.ac.in
Department of Electrical Engineering
Indian Institute of Technology, Kharagpur
West Bengal, India

AC Performance of the op-amp


$$v_o = \left(\frac{\frac{1}{j\omega C_o}}{R_o + \frac{1}{j\omega C_o}} \right) A(o) v_{id}$$

$$\text{Open loop gain } A(s) = \frac{v_o}{v_{id}} = \left(\frac{j\omega C_o}{R_o + \frac{1}{j\omega C_o}} \right) A(o)$$

$$= \frac{A(o)}{1 + j\omega R_o C_o} = \frac{A(o)}{(1 + j\frac{\omega}{f_1})}$$


$$|A(s)| = \frac{A(o)}{\sqrt{1 + (\frac{\omega}{f_1})^2}}$$

and $\angle A(s) = -\tan^{-1}(\frac{\omega}{f_1})$




$$\text{where } f_1 = \frac{1}{2\pi R_o C_o}$$

Q How the gain and phase plots changed?



Q Practical op-amp has multiple number of stages and each stage contributes one pole.


$$A(s) = \frac{A(o)}{(1 + j\frac{\omega}{f_1})(1 + j\frac{\omega}{f_2})(1 + j\frac{\omega}{f_3})} \quad f_1 < f_2 < f_3$$



Stability of an op-amp

* As op-amp will be connected in feedback configuration, we have to ensure stability of loop.

Basic feedback theory :-



$$\text{Phase margin} = 180^\circ - LBA(s)$$

$$A_{CL}(s) = \frac{A(s)}{1 + BA(s)}$$

If the characteristic equation $1 + BA(s) = 0$, then it is not stable.

Here, loop gain = $BA(s)$ \rightarrow (open-)loop gain


If $BA(s) = -1$, then it becomes positive feedback.

$|BA(s)| = 1$ and $L - BA(s) = 0$ (or multiple of 2π)


$LBA(s) = \pi$ (or multiple of π)

AC response of a pole and zero :-


i) Left half plane pole



ii) Left half plane zero



(iii) Right half plane zero



Observations:-

- Gain plot of a pole and zero differs
- RHP zero has same phase char. as LHP pole
- LHP pole can be cancelled by RHP zero.

④ If we have multiple low frequency poles, Phase margin will be negative. Hence, system will be unstable.

Frequency Compensation

- ④ Two types of compensation techniques:
 - (i) External compensation
 - (ii) Internal compensation



↗ Dominant pole compensation
 ↗ Pole-zero compensation

④ External compensation :-

(i) Dominant pole compensation :-

$$\begin{aligned}
 \text{Loop gain} &= \frac{V_{OA}}{V_{id}} \times \frac{V_o}{V_{OA}} \times \beta \\
 &= \frac{A(0)}{(1 + j\frac{f}{f_1})(1 + j\frac{f}{f_2})(1 + j\frac{f}{f_3})} \times \frac{\frac{1}{j\omega C}}{R + \frac{1}{j\omega C}} \times \beta \\
 &= \frac{\beta A(0)}{(1 + j\frac{f}{f_d})(1 + j\frac{f}{f_1})(1 + j\frac{f}{f_2})(1 + j\frac{f}{f_3})}
 \end{aligned}$$

$$\text{where } f_d = \frac{1}{2\pi RC} \quad \text{and} \quad f_d < f_1 < f_2 < f_3$$



Disadvantage : BW is reduced drastically.

Advantage : Noise immunity increases.

Design tips :-

If $f_1 = f_{UGF}$, then Phase margin = 45°

If $f_1 = 2.2 f_{UGF}$, then phase margin = 60°

If $f_1 \geq 10 f_{UGF}$, then phase margin = 90°


EE60032: Analog Signal Processing



Dr. Ashis Maity
Assistant Professor


Email: ashis@ee.iitkgp.ac.in
Department of Electrical Engineering
Indian Institute of Technology, Kharagpur
West Bengal, India

(ii) Pole-zero compensation (also known as lag compensation) :-



Design strategy :-

- 1) $f_x < f_1 < f_2 < f_3$
- 2) f_1 will be cancelled by $f_2 \rightarrow$ pole-zero cancellation.



$$\frac{V_o}{V_{OA}}(s) = \frac{R_2 + sC_2}{R_1 + R_2 + \frac{1}{sC_2}} = \frac{1 + sR_2C_2}{1 + sC_2(R_1 + R_2)} = \frac{(1 + j\frac{s}{f_2})}{(1 + j\frac{s}{f_x})}$$

where, $f_2 = \frac{1}{2\pi R_2 C_2}$ and $f_x = \frac{1}{2\pi (R_1 + R_2) C_2}$

$f_x < f_2 \Rightarrow$ pole appears before zero.

$$\begin{aligned} \text{Loop gain} &= \frac{V_o}{V_{OA}} \times \frac{V_{OA}}{V_{id}} \times \beta \\ &= \frac{A(0)\beta \left(1 + \frac{f_x}{f_2}\right)}{\left(1 + j\frac{f_x}{f_1}\right) \left(1 + j\frac{f_x}{f_2}\right) \left(1 + j\frac{f_x}{f_3}\right) \left(1 + j\frac{f_x}{f_x}\right)} \end{aligned}$$

Advantage :-

Achieved UGF is high compared to dominant pole compensation.

Disadvantage :

Perfect pole-zero cancellation is not possible due to component variation.

2) Internal Compensation :-

For low speed application, it is used.

While designing the op-amp ckt, it is over-compensated.

$$\text{Loop gain} = \frac{\beta A(0)}{(1 + \frac{f}{f_1})(1 + \frac{f}{f_2})(1 + \frac{f}{f_3})}$$

Advantage :-



No extra compensation ckt is required externally.

Disadvantage :-

Very limited bandwidth, speed of operation is poor.

② Comparison between different compensation scheme :-

Gain $\uparrow \beta A(0)$
(dB)




Few observations :-

- 1) If op-amp is uncompensated, external compensation needs to be used first.
- 2) Once compensated, it gets approximated to either single pole or two pole systems.
- 3) For 45° phase margin, second pole is placed at unity gain frequency f_{UAF}
- For 60° phase margin, second pole is placed at 2.2 times of f_{UAF}
- For 90° phase margin, second pole is placed at >10 times of f_{UAF} . → approximated as single pole system

How $f_{3dB,CL}$ affects transient response :-

$f_{3dB,CL}$ is a small signal parameter and it influence only the small signal response.



When small signal step $1V_{REF}$ is applied, v_o will also change.

Rise time is time taken from 10% to 90% of final value.

$$f_{3dB,CL} \approx \frac{0.35}{\text{Rise time.}}$$

Importance of gain-bandwidth product :- (in a compensated op-amp)


Open loop bandwidth = f_{3dB} (or first pole)

Open loop gain = $A(0)$

$$f_{3dB} \times A(0) = f_{3dB,CL} \times A_{CL}(0) = f_{UAF}$$

Closed loop bandwidth = $f_{3dB,CL}$

Closed loop gain = $A_{CL}(0)$



Try yourself :- 1) An op-amp has a small signal rise time of 0.7 ms. Determine $f_{3dB,CL}$.

2) 741 op-amp has $f_{3dB} = 5\text{ Hz}$, $A(0) = 200,000$. If a closed loop amplifier is developed using 741 op-amp having $A_{CL}(0) = 10$, find out $f_{3dB,CL}$.

EE60032: Analog Signal Processing




Dr. Ashis Maity
Assistant Professor

Email: ashis@ee.iitkgp.ac.in
Department of Electrical Engineering
Indian Institute of Technology, Kharagpur
West Bengal, India

Slew rate limitation

Slew rate is a large signal phenomena.



What is slew rate of an op-amp :-

Max. rate of change of the output voltage.

Let's assume, output capacitor C_o .

$$Q = C \cdot V$$


$$i_{oxdt} = C_o \frac{dV_o}{dt}$$

$$\frac{dV_o}{dt} = i_o / C_o$$

Example :-

If max charging/discharging current is $15 \mu A$, $C_o = 30 \mu F$
 $SR = \frac{15 \mu}{30 \mu} = 0.5 V/\mu s$.

④ How slew rate affects in signal processing :-



Input signal V_{in} may have slew rate (or maximum slew rate)

$$V_{in} = V_m \sin \omega t \rightarrow \text{For sinusoidal input}$$

$$V_0 = V_m \sin \omega t \rightarrow \text{because of unity gain configuration}$$

$$\frac{dV_0}{dt} = V_m \omega \cos \omega t. \rightarrow \text{Desired output slew rate}$$

Max. rate of change of the O/p occurs when $\cos \omega t = 1$.

$$\text{Max slew rate } SR_{max} = \left. \frac{dV_0}{dt} \right|_{\max} = V_m \omega. = 2 \pi f V_m \text{ V/S.}$$

* Op-amp slew rate SHOULD be higher than max. slew rate at the O/P as desired by I/P signal without creating no distortion.



* If $f \uparrow$, SR of the op-amp needs to be increased. $\rightarrow f_{max} = \frac{SR}{2 \pi C V_m}$.

If $V_m \uparrow$, SR of the op-amp needs to be increased.

Slew rate requirement also changes based on input signal.

Example :-


- 1) The output of a voltage follower is a triangular waveform, having 6V peak-to-peak of 2MHz. What would be the required slew rate of the op-amp to get an undistorted output?



$$\begin{aligned}\text{Output signal slew rate} &= \frac{dV_o}{dt} \\ &= \frac{6V}{0.5\mu s} = \frac{12V}{0.5\mu s} \\ &= 24V/\mu s\end{aligned}$$

So, the desired slew rate of the op-amp $\geq 24V/\mu s$

- 2) An inverting op-amp has a gain of -50. The gain curve has a flat gain upto 20 kHz and slew rate $SR = 0.5V/\mu s$. What maximum peak-to-peak input signal can be applied without distorting the output? Consider a sinusoidal input signal.



$$\text{For sinusoidal O/P, } V_m = \frac{SR}{2\pi f_{max}} = \frac{0.5V/\mu s}{2\pi \cdot 20\text{kHz}} = 3.98\text{ V. peak.}$$


$$\text{Peak-to-peak O/P voltage} = 2 \times 3.98\text{ V} = 7.96\text{ V.}$$

$$\text{Peak-to-peak I/P voltage} = \frac{7.96}{50} = 159\text{ mV.}$$

Example:-

3) A square wave of peak-to-peak amplitude of 500 mV has to be amplified to a peak-to-peak amplitude of 3V with a rise time of 4 μs or less. Is an op-amp with a slew rate of 0.5 V/μs sufficient?

$$\text{Required slew rate of opp signal} = \frac{dV_o}{dt}$$



Rise time \rightarrow time taken to rise from 10% to 90% of the final value

$$10\% \text{ of } V_o = 0.3 \text{ V.}$$

$$90\% \text{ of } V_o = 2.7 \text{ V.}$$

$$dV_o = 2.7 - 0.3 = 2.4 \text{ V.} \quad \text{and } dt = 4 \mu\text{s.}$$

$$\frac{dV_o}{dt} = \frac{2.4 \text{ V}}{4 \mu\text{s}} = 0.6 \text{ V/}\mu\text{s.} < \text{Op-amp slew rate (0.5 V/}\mu\text{s)}$$

The slew rate of the op-amp is not sufficient.

Try yourself:

An op-amp has slew rate of 2 V/μs. Find the rise time for an output voltage of 10V amplitude resulting from a rectangular pulse input considering the op-amp is slew rate limited.

EE60032: Analog Signal Processing




Dr. Ashis Maity
Assistant Professor

Email: ashis@ee.iitkgp.ac.in
Department of Electrical Engineering
Indian Institute of Technology, Kharagpur
West Bengal, India

Applications of Op-amp in signal processing

(*) Summing amplifier/Adder :-




$$\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3} + \frac{V_0}{R_f} = 0$$

$$\text{or, } V_0 = - \left[\frac{R_f}{R_1} V_1 + \frac{R_f}{R_2} V_2 + \frac{R_f}{R_3} V_3 \right]$$

If $R_1 = R_2 = R_3 = R_f$

$$V_0 = - [V_1 + V_2 + V_3]$$

Inverting configuration



Non-inverting configuration

$$\frac{V_1 - V_f}{R_1} + \frac{V_2 - V_f}{R_2} + \frac{V_3 - V_f}{R_3} = 0.$$


$$\text{or, } V_0 = \left(1 + \frac{R_f}{R}\right) \frac{\frac{V_1}{R_1} + \frac{V_2}{R_2} + \frac{V_3}{R_3}}{\frac{1}{R_1} + \frac{1}{R_2} + \frac{1}{R_3}}$$

If $R_1 = R_2 = R_3$ & $\frac{R_f}{2} = R$.

$$V_0 = V_1 + V_2 + V_3$$

* Subtractor/Difference Amplifier :-

✓ Very useful in differential signaling. If v_1 and v_2 are input signals, $V_{DM} = (v_1 - v_2)$, $V_{CM} = \frac{v_1 + v_2}{2}$



$$\text{If } v_1 = 0, \frac{v_{o2}}{v_2} = -\frac{R_f}{R_1}$$

$$\text{If, } v_2 = 0, \frac{v_x}{R_1} + \frac{v_x - v_{o1}}{R_f} = 0 \quad \text{where } v_x = \left(\frac{R_f}{R_1 + R_f}\right) v_1$$


$$\text{or, } \frac{v_{o1}}{v_1} = \frac{R_f}{R_1}$$

Applying voltage superposition: $v_o = v_{o1} + v_{o2} = \frac{R_f}{R_1} v_1 - \frac{R_f}{R_1} v_2 = \frac{R_f}{R_1} (v_1 - v_2)$

$$\text{If } R_1 = R_f, [v_o = (v_1 - v_2)]$$

$$\text{and } \frac{v_o}{v_1 - v_2} = \frac{R_f}{R_1} \rightarrow \text{Differential gain (Ad)}$$

What is the common mode gain :-



$$v_x = \frac{V_{CM} R_f}{R_1 + R_f}$$

$$i_1 = \frac{(V_{CM} - v_x)}{R_1} = \frac{1}{R_1} \left[V_{CM} - \frac{V_{CM} R_f}{R_1 + R_f} \right] = \frac{V_{CM}}{R_1 + R_f}$$

$$i_2 = \left(\frac{v_o - v_x}{R_f} \right) = \frac{1}{R_f} \left[-\frac{R_f}{R_1 + R_f} V_{CM} + v_o \right]$$

$$\text{As, } i_1 = -i_2$$


$$\frac{V_{CM}}{R_1 + R_f} = -\frac{1}{R_f} \left[v_o - \frac{R_f}{R_1 + R_f} V_{CM} \right] \Rightarrow v_o = 0$$

$$\text{common mode gain} = 0, GMRR = \frac{\text{Diff. gain}}{\text{Common Mode gain}} = \infty$$

What is the input impedance of the circuit :- $2R_1$ • Limitation :- Ad↑, R1↓ → Unavoidable trade-offs.


Development of Instrumentation Amplifier

Step 1: Improving input impedance.



$$\text{DC gain is still limited } Ad = \frac{R_f}{R_1}$$


Step 2 :- Improving dc gain



$$Ad = \left(1 + \frac{R_2}{R_3}\right) \frac{R_f}{R_1}$$

First stage amplifies differential signal as well as common mode signal.

The output common mode of the first stage may be high or saturate.



$$V_1 = V_{AC1} + V_{CM}$$

$$V_2 = V_{AC2} + V_{CM}$$

$$V_{id} = (V_1 - V_2) = V_{AC1} - V_{AC2}$$

$$V_{id} = V_1 - V_2$$


$$i = \frac{V_2 - V_1}{2R_3} = -\frac{V_{id}}{2R_3} \quad [V_{id} \text{ independent of } V_{CM}]$$

$$\begin{aligned} V_{02} &= V_{01} + i(R_2 + 2R_3 + R_2) = V_{01} + i2(R_2 + R_3) \\ &= V_{01} - \frac{V_{id}}{R_3} (R_2 + R_3) \end{aligned}$$


$$\text{or, } (V_{01} - V_{02}) = V_{id} \left(1 + \frac{R_2}{R_3}\right)$$

$$\text{Therefore, } Ad = \frac{V_0}{V_{id}} = \frac{V_{01} - V_{02}}{V_{id}} \times \frac{V_0}{V_{01} - V_{02}} = \left(1 + \frac{R_2}{R_3}\right) \left(\frac{R_f}{R_1}\right)$$

Adder/Subtractor :-




* Assume $v_1 = v_2 = v_3 = v_4 = 0$.



How to perform $(v_3 + v_4) - (v_1 + v_2)$?

use superposition theorem to analyse this ckt.

* Assume $v_2 = v_3 = v_4 = 0$.



$$v_{01} = -\frac{R}{R} = -v_1$$

* Similarly, $v_{02} = -v_2$

assuming $v_1 = v_3 = v_4 = 0$


$$v_x = \frac{Ry_2}{R + Ry_2} v_3 = \frac{1}{3} v_3$$

$$v_{03} = \left(1 + \frac{2R}{R}\right) v_x = 3 \times \frac{1}{3} v_3 = v_3.$$

* Similarly, $v_{04} = v_4$ assuming $v_1 = v_2 = v_3 = 0$.

$$\text{Therefore, } v_0 = v_{01} + v_{02} + v_{03} + v_{04} = (v_3 + v_4) - (v_1 + v_2)$$

① Integrator :-



Time domain response :-

$$\frac{V_i}{R} = i = -C \cdot \frac{dV_o}{dt}$$

$$dV_o = -\frac{V_i}{RC} dt$$


$$V_o(t) = -\frac{1}{RC} \int_0^t V_i(t) dt + V_o(0)$$

Problems :-

- 1) Op-amp limited dc gain alters frequency response at low frequency.
 $f < f_{low} \rightarrow$ it does not act as integrator.

- 2) Any dc offset will be integrated and V_o will saturate.

Improved configuration:-



$$\frac{V_o}{V_i}(s) = -\frac{R_f}{R} \cdot \frac{1}{(1+sR_fC)}$$

$$\left| \frac{V_o}{V_i}(0) \right| = +\frac{R_f}{R} \quad \text{and} \quad f_a = \frac{1}{2\pi R_f C}$$


Observations :-

- 1) Below f_a , it does not act as an integrator.
- 2) Above f_a , integration starts with an accuracy of 50%.
- 3) Above 10 f_a , integration gives 99% accuracy.

Frequency domain response :-

$$\frac{V_o}{V_i}(s) = -\frac{1}{sRC}$$

$$\text{when } \left| \frac{V_o}{V_i}(s) \right| = 1, f_{uAF} = \frac{1}{2\pi RC}$$




EE60032: Analog Signal Processing



Dr. Ashis Maity
Assistant Professor

Email: ashis@ee.iitkgp.ac.in
Department of Electrical Engineering
Indian Institute of Technology, Kharagpur
West Bengal, India

① Integrator :-



Time domain response :-

$$\frac{V_i}{R} = i = -C \cdot \frac{dV_o}{dt}$$

$$dV_o = -\frac{V_i}{RC} dt$$


$$V_o(t) = -\frac{1}{RC} \int_0^t V_i(t) dt + V_o(0)$$

Problems :-

- 1) Op-amp limited dc gain alters frequency response at low frequency.
 $f < f_{low} \rightarrow$ it does not act as integrator.

- 2) Any dc offset will be integrated and V_o will saturate.

Improved configuration:-



$$\frac{V_o}{V_i} (s) = -\frac{R_f}{R} \cdot \frac{1}{(1+sR_f C)}$$

$$\left| \frac{V_o}{V_i} (0) \right| = +\frac{R_f}{R} \quad \text{and} \quad f_a = \frac{1}{2\pi R_f C}.$$


Observations :-

- 1) Below f_a , it does not act as an integrator.
- 2) Above f_a , integration starts with an accuracy of 50%.
- 3) Above $10f_a$, integration gives 99% accuracy.


Frequency domain response :-

$$\frac{V_o}{V_i} (s) = -\frac{1}{sRC}$$

$$\text{when } \left| \frac{V_o}{V_i} (s) \right| = 1, f_{uAF} = \frac{1}{2\pi RC}$$



Differentiator:-




Time domain response

$$i = C \frac{dV_i}{dt} \text{ where } i = \frac{V_o}{R_f}$$

$$V_o = -i R_f \\ = -R_f C \frac{dV_i}{dt}$$

Issue: High frequency noise is amplified.

Practical implementation:-



$$\frac{V_o}{V_i}(s) = -\frac{SR_f C}{(1 + S C_f R_f)(1 + S C R_1)}$$

$$\text{If } CR_1 = C_f R_f$$

$$\frac{V_o}{V_i}(s) = -\frac{SCR_f}{(1 + SCR_1)^2}$$

$$\text{When } f_{UGF} = \frac{1}{2\pi R_f C}, \left| \frac{V_o}{V_i} \right| = 1$$

$$f_{P1/2} = \frac{1}{2\pi C R_1}$$

A good differentiator may be designed as follows:

1) Fix $f_p = 10 f_{in}$ where f_{in} is highest freq. component of the input signal

2) Choose $f_{UGF, OPAMP} > f_p$


Frequency domain response

$$\frac{V_o}{V_i}(s) = -\frac{R_f}{V_s C} = -SCR_f$$

$$\left| \frac{V_o}{V_i}(s) \right| = SCR_f$$


$$\text{When } f_{UGF} = \frac{1}{2\pi C R_f}, \left| \frac{V_o}{V_i} \right| = 1$$

Gain
(dB)



f_p
f_{P1/2}



Gain
(dB)



Phase Shift Circuits : (Also known as constant delay filter or all pass filter)

- 1) Constant DC gain
- 2) Phase changes with frequency.

* Phase-lag circuit :-



Inverting gain = -1 and non-inverting gain = $(1 + \frac{R}{R}) = 2$.

Using voltage superposition :-

$$V_o(s) = -V_i(s) + 2 V_i(s)/(1 + sRC)$$

$$\frac{V_o(j\omega)}{V_i(j\omega)} = \frac{1 - j\omega RC}{1 + j\omega RC} \quad \left| \frac{V_o}{V_i} \right| = 1$$

$$\text{Phase } \theta = -\tan^{-1}(\omega RC) - \tan^{-1}(\omega RC) = -2\tan^{-1}(\omega RC)$$



$$\omega \rightarrow 0, \theta = 0^\circ \text{ and } \omega \rightarrow \infty, \theta = -180^\circ$$

$$\theta = -2\tan^{-1}\left(\frac{f}{f_0}\right) \text{ where } f_0 = \frac{1}{2\pi RC}$$

Try yourself :-

Determine the phase angle and the time delay for the circuit shown in figure for a frequency of 2 kHz, $R = 39 \text{ k}\Omega$, $C = 1 \text{ nF}$.

* Phase lead circuit :-



Using voltage superposition :-

$$V_o(s) = -V_i(s) + 2V_i(s) \cdot \frac{R}{R + \frac{1}{sC}} = -V_i(s) + \frac{2SRC}{1+SRC} V_i(s)$$

$$V_o(j\omega) = -V_i(j\omega) + \frac{2j\omega RC}{1+j\omega RC} V_i(j\omega)$$

$$\boxed{\frac{V_o(j\omega)}{V_i(j\omega)} = -\frac{1-j\omega RC}{1+j\omega RC}}$$

$$\left| \frac{V_o}{V_i} \right| = 1.$$

$$\text{Phase } \theta = 180^\circ - \tan^{-1}(\omega RC) - \tan^{-1}(\omega RC) = 180^\circ - 2\tan^{-1}(\omega RC)$$

$$\omega \rightarrow 0, \theta \rightarrow 180^\circ \text{ and } \omega \rightarrow \infty, \theta = 0^\circ.$$

$$\theta = 180^\circ - 2\tan^{-1}\left(\frac{f}{f_0}\right), \text{ where } f_0 = \frac{1}{2\pi RC}.$$

Try yourself :-


Determine the phase angle and the time delay for the circuit shown in figure for a frequency of 2 kHz.

where $R = 39 \text{ k}\Omega$, $C = 1 \text{ nF}$.

Logarithmic Amplifier :-

Applications: To compress large dynamic range. Used in spectrum analyzer, multiplier etc.

* Basic structure :-



$$\text{Now, } V_E = -V_O$$

$$\text{or, } V_O = -\frac{KT}{q} \ln \left[\frac{V_i}{V_{Ref}} \right].$$

$$\text{or, } V_O = -\frac{KT}{q} \log_{10} \left[\frac{V_i}{V_{Ref}} \right] \cdot \frac{1}{0.4343}$$

Problem :- 1) I_S varies from transistor to transistor.

2) V_O still depends on temperature T .

$$I_E = I_S \left[e^{\frac{qV_E}{KT}} - 1 \right]$$

$$I_C \approx I_S \left[e^{\frac{qV_E}{KT}} - 1 \right]$$

$$\frac{I_C}{I_S} = e^{\frac{qV_E}{KT}} - 1$$

Where I_S = emitter saturation current $\approx 10^{-13} \text{ A}$

K = Boltzmann Constant

T = Absolute temperature


$$\Rightarrow e^{\frac{qV_E}{KT}} = \frac{I_C}{I_S} + 1 \approx \frac{I_C}{I_S} \quad \text{as } I_C \gg I_S$$

$$\text{or, } \ln e^{\frac{qV_E}{KT}} = \ln \left[\frac{I_C}{I_S} \right]$$

$$\text{or, } V_E = \frac{KT}{q} \ln \left[\frac{I_C}{I_S} \right] = \frac{KT}{q} \ln \left[\frac{V_i}{R I_S} \right].$$

$$\text{or, } V_E = \frac{KT}{q} \ln \left[\frac{V_i}{V_{Ref}} \right] \quad \text{where } V_{Ref} = I_S R.$$

* Modified structure :-



$$V_1 = -\frac{KT}{q} \ln \left[\frac{V_i}{I_s R} \right] \quad \text{and} \quad V_2 = -\frac{KT}{q} \ln \left[\frac{V_{DC}}{I_s R} \right]$$

$$-(V_1 - V_2) = V_3 = V_2 - V_1 = -\frac{KT}{q} \ln \left[\frac{V_{DC}}{I_s R} \right] + \frac{KT}{q} \ln \left[\frac{V_i}{I_s R} \right] = \frac{KT}{q} \ln \left[\frac{V_i}{V_{DC}} \right].$$

The variation of I_s has been eliminated in V_3 . It is still dependent on T.

$$V_{0,comp} = \left(1 + \frac{R_2}{R_{TC}} \right) \frac{KT}{q} \ln \left[\frac{V_i}{V_{DC}} \right] \quad \text{where } R_{TC} \text{ is temperature-sensitive resistance with a positive co-efficient.}$$

R_{TC} is also known as sensistor.

- Requires four op-amps \rightarrow expensive.

EE60032: Analog Signal Processing




Dr. Ashis Maity
Assistant Professor

Email: ashis@ee.iitkgp.ac.in
Department of Electrical Engineering
Indian Institute of Technology, Kharagpur
West Bengal, India

④ Antilogarithmic Amplifier :- Logarithmically encoded signal will be decoded by this ckt.

• Basic Antilog ckt :-




$$V_o = -i_1 R \quad \text{where } I_E = I_1 \approx I_s e^{\frac{qV_i}{kT}}$$


$$V_o = -I_s R e^{\frac{qV_i}{kT}}$$

④ Applications of logarithmic and antilogarithmic amplifiers :-

• Multiplication :- V_x and V_y are two signals.





• Division :-



Limitation :- Single quadrant multiplier.

Rectifier Circuits :- To process AC signals



* Half-Wave rectifier :-



Limitations:- 1) V_o always has diode forward bias drop. $V_d \approx 700\text{ mV}$.


2) If $V_p < V_d$, the signal will be lost.

* Half-Wave precision rectifier :-




The diode drop has been eliminated.


* Full-wave precision rectifier:-



- When $V_{i,ac} > 0$, $D_1 = ON$, $D_2 = OFF$, then equivalent ckt.



- when $V_{i,ac} < 0$, $D_1 = OFF$, $D_2 = ON$. then the equivalent circuit is given below.



Operation :-

- 1) $V_{i,ac} = 0$, $V_3 = V_1 = V_4 = V_2 = 0$
 $v_x = -0.7 V$, $D_1 = ON$.
 $D_2 = OFF$
- 2) $V_{i,ac} > 0$, $D_1 = ON$, $D_2 = OFF$.
- 3) $V_{i,ac} < 0$, $D_2 = ON$, $D_1 = OFF$.

No diode drop appears at the op v_o . Diodes are placed inside the loop.

$$v_o = V_{i,ac}$$



$$i_1 + i_2 + i_3 = 0$$

$$\frac{V_{i,ac}}{R} + \frac{v_x}{2R} + \frac{v_x}{R} = 0$$

$$\text{or, } v_x = -\frac{2}{3} V_{i,ac}$$

$$v_o = \left(1 + \frac{R}{2R}\right) v_x \\ = -\frac{3}{2} \times \frac{2}{3} V_{i,ac} = -V_{i,ac}$$



Peak Detector Circuit :- To detect the maximum peak of a signal.





* W.r.t. half wave precision rectifier, here capacitor is used instead of resistor, at V_0 .

Voltage Clamper Circuit :- To insert a DC/Common mode level with a signal.

Basic concept :-



Modified structure :-



The capacitor stores the peak value of the signal and the diode becomes off permanently. The o/p V_0 is dc shifted by V_m

EE60032: Analog Signal Processing




Dr. Ashis Maity
Assistant Professor

Email: ashis@ee.iitkgp.ac.in
Department of Electrical Engineering
Indian Institute of Technology, Kharagpur
West Bengal, India

Clipper :- To cut-out/remove some portion of the signal above/below clipping voltage.
A half-wave rectifier circuit can be treated as a clipper circuit clipping at 0V.

* **Positive clipper :-** When clipping is done above clipping voltage V_{clip}

Basic concept :-





When $V_i \geq V_{clip}$, $D_1 = OFF$, $V_o = V_{clip}$.


When $V_i < V_{clip}$, $D_1 = ON$, $V_o = V_i$

Depending on the position of the zockey in R_p , $+V_{clip}$ or $-V_{clip}$ voltage can be generated.

Practical Implementation :-




* Negative clipper :- When clipping is done below the clipping voltage V_{clip} .




When $V_i > V_{clip}$, $D_1 = ON$, $V_o = V_i$

When $V_i \leq V_{clip}$, $D_1 = OFF$, $V_o = V_{clip}$



Tutorial problems :-



If the wiper positioned at the middle, show that :-

$$V_0 = \left(1 + \frac{2R_2}{R_1}\right)(V_2 - V_1)$$

$$V_3 = \frac{V_1}{R_2} \cdot \left(R_2 + \frac{R_1}{2}\right) = V_1 \left(1 + \frac{R_1}{2R_2}\right).$$

$$\frac{V_0 - V_2}{R_2} = \frac{V_2 - V_3}{R_1/2}$$

$$\frac{V_0 - V_2}{R_2} = \frac{2(V_2 - V_3)}{R_1}$$


∴ $R_1 V_0 - R_1 V_2 = 2R_2 V_2 - 2R_2 V_3$

∴ $R_1 V_0 = V_2 [2R_2 + R_1] - 2R_2 V_1 \left[1 + \frac{R_1}{2R_2}\right]$.

∴ $R_1 V_0 = V_2 [R_1 + 2R_2] - V_1 [2R_2 + R_1]$.

∴ $V_0 = (V_2 - V_1) \left[1 + \frac{2R_2}{R_1}\right]$.

* For the instrumentation amplifier shown in figure, verify $V_o = \left(1 + \frac{R_2}{R_1} + \frac{2R_2}{R}\right)(V_2 - V_1)$




$$i_2 = \frac{V_1}{R_2}, \quad i_4 = \frac{V_0 - V_2}{R_2}, \quad i = \frac{V_2 - V_1}{R}$$

$$i_1 = \frac{V_x - V_1}{R_1}, \quad i_3 = \frac{V_2 - V_x}{R_1}$$

Rest you try yourself to solve.

* For the given amplifier below, show that $V_o = 2\left(1 + \frac{R}{R_g}\right)(V_2 - V_1)$



$$i_1 = \frac{V_1}{R}, \quad i_2 = \frac{V_0 - V_2}{R}$$

$$i_1 = \frac{V_x - V_1}{R} + \frac{V_2 - V_1}{R_g}$$

$$i_2 = \frac{V_2 - V_1}{R_g} + \frac{V_2 - V_x}{R}$$

Rest you try yourself to solve.