Skip to content
View jrl-2000's full-sized avatar
💻
💻
10 followers · 19 following
Block or Report

Block or report jrl-2000

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. RISC-V-Single-Cycle-CPU RISC-V-Single-Cycle-CPU Public archive

    50MHz RISC-V Single-Cycle CPU in Verilog; Xilinx AMD Vivado 2020.2

    Verilog

  2. SSC-Algorithm-BIST-Design SSC-Algorithm-BIST-Design Public archive

    Random Test Socket (RTS) Built-In-Self-Test for the Sort Selection Algorithm and Adding CPU

    Verilog 1

  3. conormcd7/TowerBridgeRepo conormcd7/TowerBridgeRepo Public

    JavaScript 1

  4. Keyboard-Firmware Keyboard-Firmware Public

    Tofu65 KBDFans 67 Key Keyboard Firmware and 5 key Macro Pad Firmware

  5. Op-Amp Op-Amp Public

  6. Ring-Osc-CMOS Ring-Osc-CMOS Public