Project of Hardware System, CS, HUST, 2022 Fall
-
Implemented a 5-stage pipeline RISC-V CPU
-
Co-developed a music recorder based on this CPU. For more information about the group project, please refer to this repo.
-
Notifications
You must be signed in to change notification settings - Fork 0
jsxzs/5-Stage-Pipeline-RISC-V-CPU
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Project of Hardware System, CS, HUST, 2022 Fall
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published