README.md

This is my own designed RISC architecture processor. I will provide a documentation about my instruction set (MNEMONICS) and a design of my architecture soon.

The processor is written in VHDL using Quartus.