
25 Pin Diagram

The TM4C1294NCPDT microcontroller pin diagram is shown below.

Each GPIO signal is identified by its GPIO port unless it defaults to an alternate function on reset. In this case, the GPIO port name is followed by the default alternate function. To see a complete list of possible functions for each pin, see Table 26-5 on page 1808.

Figure 25-1. 128-Pin TQFP Package Pin Diagram



26 Signal Tables

The following tables list the signals available for each pin. Signals are configured as GPIOs on reset, except for those noted below. Use the **GPIOAMSEL** register (see page 786) to select analog mode. For a GPIO pin to be used for an alternate digital function, the corresponding bit in the **GPIOAFSEL** register (see page 770) must be set. Further pin muxing options are provided through the PMCx bit field in the **GPIOPCTL** register (see page 787), which selects one of several available peripheral functions for that GPIO.

Important: Table 10-1 on page 743 shows special consideration GPIO pins. Most GPIO pins are configured as GPIOs and tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, GPIOPUR=0, and GPIOPCTL=0). Special consideration pins may be programed to a non-GPIO function or may have special commit controls out of reset. In addition, a Power-On-Reset (POR) returns these GPIO to their original special

Table 26-1. GPIO Pins With Special Considerations

consideration state.

| GPIO Pins | Default Reset State | GPIOAFSEL | GPIODEN | GPIOPDR | GPIOPUR | GPIOPCTL | GPIOCR |
|-----------|------------------------|-----------|---------|---------|---------|----------|--------|
| PC[3:0] | JTAG/SWD | 1 | 1 | 0 | 1 | 0x1 | 0 |
| PD[7] | GPIO ^a | 0 | 0 | 0 | 0 | 0x0 | 0 |
| PE[7] | GPIO ^a | 0 | 0 | 0 | 0 | 0x0 | 0 |

a. This pin is configured as a GPIO by default but is locked and can only be reprogrammed by unlocking the pin in the **GPIOLOCK** register and uncommitting it by setting the **GPIOCR** register.

Table 26-2 on page 1773 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Each possible alternate analog and digital function is listed for each pin.

Table 26-3 on page 1785 lists the signals in alphabetical order by signal name. If it is possible for a signal to be on multiple pins, each possible pin assignment is listed. The "Pin Mux" column indicates the GPIO and the encoding needed in the PMCx bit field in the **GPIOPCTL** register.

Table 26-4 on page 1797 groups the signals by functionality, except for GPIOs. If it is possible for a signal to be on multiple pins, each possible pin assignment is listed.

Table 26-5 on page 1808 lists the GPIO pins and their analog and digital alternate functions. The AINx analog signals go through an isolation circuit before reaching their circuitry. These signals are configured by clearing the corresponding DEN bit in the GPIO Digital Enable (GPIODEN) register and setting the corresponding AMSEL bit in the GPIO Analog Mode Select (GPIOAMSEL) register. Other analog signals are 3.3-V tolerant and are connected directly to their circuitry (C0-, C0+, C1-, C1+, C2-, C2+, USB0VBUS, USB0ID). These signals are configured by clearing the DEN bit in the GPIO Digital Enable (GPIODEN) register. The digital signals are enabled by setting the appropriate bit in the GPIO Alternate Function Select (GPIOAFSEL) and GPIODEN registers and configuring the PMCx bit field in the GPIO Port Control (GPIOPCTL) register to the numeric enoding shown in the table below. Table entries that are shaded gray are the default values for the corresponding GPIO pin.

Table 26-6 on page 1811 lists the signals based on number of possible pin assignments. This table can be used to plan how to configure the pins for a particular functionality. Application Note AN01274 Configuring Tiva™ C Series Microcontrollers with Pin Multiplexing provides an overview of the pin muxing implementation, an explanation of how a system designer defines a pin configuration, and examples of the pin configuration process.

Note: All digital inputs are Schmitt triggered.

26.1 Signals by Pin Number

Table 26-2. Signals by Pin Number

| Pin Number | Pin Name | Pin Type | Buffer Type | Description |
|------------|-----------|----------|-------------|---|
| | PD0 | I/O | TTL | GPIO port D bit 0. |
| | AIN15 | I | Analog | Analog-to-digital converter input 15. |
| | C00 | 0 | TTL | Analog comparator 0 output. |
| 1 | I2C7SCL | I/O | OD | I ² C module 7 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| | SSI2XDAT1 | I/O | TTL | SSI Module 2 Bi-directional Data Pin 1 (SSI2RX in Legacy SSI Mode). |
| | TOCCP0 | I/O | TTL | 16/32-Bit Timer 0 Capture/Compare/PWM 0. |
| | PD1 | I/O | TTL | GPIO port D bit 1. |
| | AIN14 | I | Analog | Analog-to-digital converter input 14. |
| | Clo | 0 | TTL | Analog comparator 1 output. |
| 2 | I2C7SDA | I/O | OD | I ² C module 7 data. |
| | SSI2XDAT0 | I/O | TTL | SSI Module 2 Bi-directional Data Pin 0 (SSI2TX in Legacy SSI Mode). |
| | TOCCP1 | I/O | TTL | 16/32-Bit Timer 0 Capture/Compare/PWM 1. |
| | PD2 | I/O | TTL | GPIO port D bit 2. |
| | AIN13 | I | Analog | Analog-to-digital converter input 13. |
| | C20 | 0 | TTL | Analog comparator 2 output. |
| 3 | I2C8SCL | I/O | OD | I ² C module 8 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| | SSI2Fss | I/O | TTL | SSI module 2 frame signal. |
| | T1CCP0 | I/O | TTL | 16/32-Bit Timer 1 Capture/Compare/PWM 0. |
| | PD3 | I/O | TTL | GPIO port D bit 3. |
| | AIN12 | 1 | Analog | Analog-to-digital converter input 12. |
| 4 | I2C8SDA | I/O | OD | I ² C module 8 data. |
| | SSI2Clk | I/O | TTL | SSI module 2 clock. |
| | T1CCP1 | I/O | TTL | 16/32-Bit Timer 1 Capture/Compare/PWM 1. |
| | PQ0 | I/O | TTL | GPIO port Q bit 0. |
| 5 | EPI0S20 | I/O | TTL | EPI module 0 signal 20. |
| | SSI3Clk | I/O | TTL | SSI module 3 clock. |
| | PQ1 | I/O | TTL | GPIO port Q bit 1. |
| 6 | EPI0S21 | I/O | TTL | EPI module 0 signal 21. |
| | SSI3Fss | I/O | TTL | SSI module 3 frame signal. |
| 7 | VDD | - | Power | Positive supply for I/O and some logic. |
| 8 | VDDA | - | Power | The positive supply for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be supplied with a voltage that meets the specification in , regardless of system implementation. |

Table 26-2. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type | Description |
|------------|-----------|----------|-------------|---|
| 9 | VREFA+ | - | Analog | A reference voltage used to specify the voltage at which the ADC converts to a maximum value. This pin is used in conjunction with GNDA. The voltage that is applied to VREFA+ is the voltage with which an AINn signal is converted to 4095. The VREFA+ voltage is limited to the range specified in Table 27-44 on page 1861. |
| 10 | GNDA | - | Power | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. |
| | PQ2 | I/O | TTL | GPIO port Q bit 2. |
| 11 | EPI0S22 | I/O | TTL | EPI module 0 signal 22. |
| | SSI3XDAT0 | I/O | TTL | SSI Module 3 Bi-directional Data Pin 0 (SSI3TX in Legacy SSI Mode). |
| | PE3 | I/O | TTL | GPIO port E bit 3. |
| 12 | AIN0 | I | Analog | Analog-to-digital converter input 0. |
| | U1DTR | 0 | TTL | UART module 1 Data Terminal Ready modem status input signal. |
| | PE2 | I/O | TTL | GPIO port E bit 2. |
| 13 | AIN1 | I | Analog | Analog-to-digital converter input 1. |
| | U1DCD | I | TTL | UART module 1 Data Carrier Detect modem status input signal. |
| | PE1 | I/O | TTL | GPIO port E bit 1. |
| 14 | AIN2 | 1 | Analog | Analog-to-digital converter input 2. |
| | U1DSR | I | TTL | UART module 1 Data Set Ready modem output control line. |
| | PE0 | I/O | TTL | GPIO port E bit 0. |
| 15 | AIN3 | I | Analog | Analog-to-digital converter input 3. |
| | U1RTS | 0 | TTL | UART module 1 Request to Send modem flow control output line. |
| 16 | VDD | - | Power | Positive supply for I/O and some logic. |
| 17 | GND | - | Power | Ground reference for logic and I/O pins. |
| | PK0 | I/O | TTL | GPIO port K bit 0. |
| 10 | AIN16 | 1 | Analog | Analog-to-digital converter input 16. |
| 18 | EPI0S0 | I/O | TTL | EPI module 0 signal 0. |
| | U4Rx | 1 | TTL | UART module 4 receive. |
| | PK1 | I/O | TTL | GPIO port K bit 1. |
| 19 | AIN17 | 1 | Analog | Analog-to-digital converter input 17. |
| 19 | EPI0S1 | I/O | TTL | EPI module 0 signal 1. |
| | U4Tx | 0 | TTL | UART module 4 transmit. |
| | PK2 | I/O | TTL | GPIO port K bit 2. |
| 20 | AIN18 | I | Analog | Analog-to-digital converter input 18. |
| 20 | EPI0S2 | I/O | TTL | EPI module 0 signal 2. |
| | U4RTS | 0 | TTL | UART module 4 Request to Send modern flow control output line. |
| | PK3 | I/O | TTL | GPIO port K bit 3. |
| 21 | AIN19 | I | Analog | Analog-to-digital converter input 19. |
| ۷ ا | EPIOS3 | I/O | TTL | EPI module 0 signal 3. |
| | U4CTS | I | TTL | UART module 4 Clear To Send modem flow control input signal. |

Table 26-2. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type | Description |
|------------|-----------|----------|-------------|---|
| | PC7 | I/O | TTL | GPIO port C bit 7. |
| 22 | C0 - | I | Analog | Analog comparator 0 negative input. |
| 22 | EPI0S4 | I/O | TTL | EPI module 0 signal 4. |
| | U5Tx | 0 | TTL | UART module 5 transmit. |
| | PC6 | I/O | TTL | GPIO port C bit 6. |
| 23 | C0+ | I | Analog | Analog comparator 0 positive input. |
| 25 | EPI0S5 | I/O | TTL | EPI module 0 signal 5. |
| | U5Rx | I | TTL | UART module 5 receive. |
| | PC5 | I/O | TTL | GPIO port C bit 5. |
| | C1+ | I | Analog | Analog comparator 1 positive input. |
| | EPIOS6 | I/O | TTL | EPI module 0 signal 6. |
| 24 | RTCCLK | 0 | TTL | Buffered version of the Hibernation module's 32.768-kHz clock. This signal is not output when the part is in Hibernate mode and before being configured after power-on reset. |
| | U7Tx | 0 | TTL | UART module 7 transmit. |
| | PC4 | I/O | TTL | GPIO port C bit 4. |
| 25 | C1- | I | Analog | Analog comparator 1 negative input. |
| 25 | EPI0S7 | I/O | TTL | EPI module 0 signal 7. |
| | U7Rx | I | TTL | UART module 7 receive. |
| 26 | VDD | - | Power | Positive supply for I/O and some logic. |
| | PQ3 | I/O | TTL | GPIO port Q bit 3. |
| 27 | EPI0S23 | I/O | TTL | EPI module 0 signal 23. |
| | SSI3XDAT1 | I/O | TTL | SSI Module 3 Bi-directional Data Pin 1 (SSI3RX in Legacy SSI Mode). |
| 28 | VDD | - | Power | Positive supply for I/O and some logic. |
| | PH0 | I/O | TTL | GPIO port H bit 0. |
| 29 | EPI0S0 | I/O | TTL | EPI module 0 signal 0. |
| | UORTS | 0 | TTL | UART module 0 Request to Send modem flow control output signal. |
| | PH1 | I/O | TTL | GPIO port H bit 1. |
| 30 | EPI0S1 | I/O | TTL | EPI module 0 signal 1. |
| | UOCTS | I | TTL | UART module 0 Clear To Send modem flow control input signal. |
| | PH2 | I/O | TTL | GPIO port H bit 2. |
| 31 | EPI0S2 | I/O | TTL | EPI module 0 signal 2. |
| | U0DCD | I | TTL | UART module 0 Data Carrier Detect modem status input signal. |
| | PH3 | I/O | TTL | GPIO port H bit 3. |
| 32 | EPIOS3 | I/O | TTL | EPI module 0 signal 3. |
| | U0DSR | I | TTL | UART module 0 Data Set Ready modem output control line. |

Table 26-2. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type | Description |
|------------|-----------|----------|-------------|--|
| | PA0 | I/O | TTL | GPIO port A bit 0. |
| | CAN0Rx | I | TTL | CAN module 0 receive. |
| 33 | I2C9SCL | I/O | OD | I ² C module 9 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| | TOCCP0 | I/O | TTL | 16/32-Bit Timer 0 Capture/Compare/PWM 0. |
| | U0Rx | 1 | TTL | UART module 0 receive. |
| | PA1 | I/O | TTL | GPIO port A bit 1. |
| | CANOTX | 0 | TTL | CAN module 0 transmit. |
| 34 | I2C9SDA | I/O | OD | I ² C module 9 data. |
| | T0CCP1 | I/O | TTL | 16/32-Bit Timer 0 Capture/Compare/PWM 1. |
| | UOTx | 0 | TTL | UART module 0 transmit. |
| | PA2 | I/O | TTL | GPIO port A bit 2. |
| 25 | I2C8SCL | I/O | OD | I ² C module 8 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| 35 | SSIOClk | I/O | TTL | SSI module 0 clock |
| | T1CCP0 | I/O | TTL | 16/32-Bit Timer 1 Capture/Compare/PWM 0. |
| | U4Rx | 1 | TTL | UART module 4 receive. |
| | PA3 | I/O | TTL | GPIO port A bit 3. |
| | I2C8SDA | I/O | OD | I ² C module 8 data. |
| 36 | SSI0Fss | I/O | TTL | SSI module 0 frame signal |
| | T1CCP1 | I/O | TTL | 16/32-Bit Timer 1 Capture/Compare/PWM 1. |
| | U4Tx | 0 | TTL | UART module 4 transmit. |
| | PA4 | I/O | TTL | GPIO port A bit 4. |
| | I2C7SCL | I/O | OD | l ² C module 7 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| 37 | SSI0XDAT0 | I/O | TTL | SSI Module 0 Bi-directional Data Pin 0 (SSIOTX in Legacy SSI Mode). |
| | T2CCP0 | I/O | TTL | 16/32-Bit Timer 2 Capture/Compare/PWM 0. |
| | U3Rx | I | TTL | UART module 3 receive. |
| | PA5 | I/O | TTL | GPIO port A bit 5. |
| | I2C7SDA | I/O | OD | I ² C module 7 data. |
| 38 | SSI0XDAT1 | I/O | TTL | SSI Module 0 Bi-directional Data Pin 1 (SSIORX in Legacy SSI Mode). |
| | T2CCP1 | I/O | TTL | 16/32-Bit Timer 2 Capture/Compare/PWM 1. |
| | U3Tx | 0 | TTL | UART module 3 transmit. |
| 39 | VDD | - | Power | Positive supply for I/O and some logic. |

Table 26-2. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type | Description |
|------------|-----------|----------|-------------|--|
| | PA6 | I/O | TTL | GPIO port A bit 6. |
| | EPIOS8 | I/O | TTL | EPI module 0 signal 8. |
| | I2C6SCL | I/O | OD | I ² C module 6 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| 40 | SSI0XDAT2 | I/O | TTL | SSI Module 0 Bi-directional Data Pin 2. |
| | T3CCP0 | I/O | TTL | 16/32-Bit Timer 3 Capture/Compare/PWM 0. |
| | U2Rx | I | TTL | UART module 2 receive. |
| | USB0EPEN | 0 | TTL | Optionally used in Host mode to control an external power source to supply power to the USB bus. |
| | PA7 | I/O | TTL | GPIO port A bit 7. |
| | EPI0S9 | I/O | TTL | EPI module 0 signal 9. |
| | I2C6SDA | I/O | OD | I ² C module 6 data. |
| | SSI0XDAT3 | I/O | TTL | SSI Module 0 Bi-directional Data Pin 3. |
| 41 | T3CCP1 | I/O | TTL | 16/32-Bit Timer 3 Capture/Compare/PWM 1. |
| | U2Tx | 0 | TTL | UART module 2 transmit. |
| | USB0EPEN | 0 | TTL | Optionally used in Host mode to control an external power source to supply power to the USB bus. |
| | USBOPFLT | I | TTL | Optionally used in Host mode by an external power source to indicate an error state by that power source. |
| | PF0 | I/O | TTL | GPIO port F bit 0. |
| | EN0LED0 | 0 | TTL | Ethernet 0 LED 0. |
| 42 | MOPWMO | 0 | TTL | Motion Control Module 0 PWM 0. This signal is controlled by Module 0 PWM Generator 0. |
| | SSI3XDAT1 | I/O | TTL | SSI Module 3 Bi-directional Data Pin 1 (SSI3RX in Legacy SSI Mode). |
| | TRD2 | 0 | TTL | Trace data 2. |
| | PF1 | I/O | TTL | GPIO port F bit 1. |
| | EN0LED2 | 0 | TTL | Ethernet 0 LED 2. |
| 43 | M0PWM1 | 0 | TTL | Motion Control Module 0 PWM 1. This signal is controlled by Module 0 PWM Generator 0. |
| | SSI3XDAT0 | I/O | TTL | SSI Module 3 Bi-directional Data Pin 0 (SSI3TX in Legacy SSI Mode). |
| | TRD1 | 0 | TTL | Trace data 1. |
| | PF2 | I/O | TTL | GPIO port F bit 2. |
| 44 | M0PWM2 | 0 | TTL | Motion Control Module 0 PWM 2. This signal is controlled by Module 0 PWM Generator 1. |
| | SSI3Fss | I/O | TTL | SSI module 3 frame signal. |
| | TRD0 | 0 | TTL | Trace data 0. |
| | PF3 | I/O | TTL | GPIO port F bit 3. |
| 45 | MOPWM3 | 0 | TTL | Motion Control Module 0 PWM 3. This signal is controlled by Module 0 PWM Generator 1. |
| | SSI3Clk | I/O | TTL | SSI module 3 clock. |
| | TRCLK | 0 | TTL | Trace clock. |

Table 26-2. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type | Description |
|------------|-----------|----------|-------------|---|
| | PF4 | I/O | TTL | GPIO port F bit 4. |
| | EN0LED1 | 0 | TTL | Ethernet 0 LED 1. |
| 46 | M0FAULT0 | 1 | TTL | Motion Control Module 0 PWM Fault 0. |
| | SSI3XDAT2 | I/O | TTL | SSI Module 3 Bi-directional Data Pin 2. |
| | TRD3 | 0 | TTL | Trace data 3. |
| 47 | VDD | - | Power | Positive supply for I/O and some logic. |
| 48 | GND | - | Power | Ground reference for logic and I/O pins. |
| | PG0 | I/O | TTL | GPIO port G bit 0. |
| | EN0PPS | 0 | TTL | Ethernet 0 Pulse-Per-Second (PPS) Output. |
| | EPIOS11 | I/O | TTL | EPI module 0 signal 11. |
| 49 | I2C1SCL | I/O | OD | I ² C module 1 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| | MOPWM4 | 0 | TTL | Motion Control Module 0 PWM 4. This signal is controlled by Module 0 PWM Generator 2. |
| | PG1 | I/O | TTL | GPIO port G bit 1. |
| | EPIOS10 | I/O | TTL | EPI module 0 signal 10. |
| 50 | I2C1SDA | I/O | OD | I ² C module 1 data. |
| | M0PWM5 | 0 | TTL | Motion Control Module 0 PWM 5. This signal is controlled by Module 0 PWM Generator 2. |
| 51 | VDD | - | Power | Positive supply for I/O and some logic. |
| 52 | VDD | - | Power | Positive supply for I/O and some logic. |
| 53 | ENORXIN | I/O | TTL | Ethernet PHY negative receive differential input. |
| 54 | ENORXIP | I/O | TTL | Ethernet PHY positive receive differential input. |
| 55 | GND | - | Power | Ground reference for logic and I/O pins. |
| 56 | ENOTXON | I/O | TTL | Ethernet PHY negative transmit differential output. |
| 57 | ENOTXOP | I/O | TTL | Ethernet PHY positive transmit differential output. |
| 58 | GND | - | Power | Ground reference for logic and I/O pins. |
| 59 | RBIAS | 0 | Analog | 4.87-kΩ resistor (1% precision) for Ethernet PHY. |
| | PK7 | I/O | TTL | GPIO port K bit 7. |
| | EPI0S24 | I/O | TTL | EPI module 0 signal 24. |
| | I2C4SDA | I/O | OD | I ² C module 4 data. |
| 60 | M0FAULT2 | 1 | TTL | Motion Control Module 0 PWM Fault 2. |
| | RTCCLK | 0 | TTL | Buffered version of the Hibernation module's 32.768-kHz clock. This signal is not output when the part is in Hibernate mode and before being configured after power-on reset. |
| | UORI | 1 | TTL | UART module 0 Ring Indicator modem status input signal. |
| | PK6 | I/O | TTL | GPIO port K bit 6. |
| | EN0LED1 | 0 | TTL | Ethernet 0 LED 1. |
| 61 | EPI0S25 | I/O | TTL | EPI module 0 signal 25. |
| | I2C4SCL | I/O | OD | $\rm I^2C$ module 4 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| | M0FAULT1 | 1 | TTL | Motion Control Module 0 PWM Fault 1. |

Table 26-2. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type | Description |
|------------|----------|----------|-------------|--|
| | PK5 | I/O | TTL | GPIO port K bit 5. |
| | EN0LED2 | 0 | TTL | Ethernet 0 LED 2. |
| 62 | EPI0S31 | I/O | TTL | EPI module 0 signal 31. |
| 02 | I2C3SDA | I/O | OD | I ² C module 3 data. |
| | M0PWM7 | 0 | TTL | Motion Control Module 0 PWM 7. This signal is controlled by Module 0 PWM Generator 3. |
| | PK4 | I/O | TTL | GPIO port K bit 4. |
| | EN0LED0 | 0 | TTL | Ethernet 0 LED 0. |
| | EPI0S32 | I/O | TTL | EPI module 0 signal 32. |
| 63 | I2C3SCL | I/O | OD | I ² C module 3 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| | M0PWM6 | 0 | TTL | Motion Control Module 0 PWM 6. This signal is controlled by Module 0 PWM Generator 3. |
| 64 | WAKE | I | TTL | An external input that brings the processor out of Hibernate mode when asserted. |
| 65 | HIB | 0 | TTL | An output that indicates the processor is in Hibernate mode. |
| 66 | XOSC0 | I | Analog | Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a crystal or a 32.768-kHz oscillator for the Hibernation module RTC. |
| 67 | XOSC1 | 0 | Analog | Hibernation module oscillator crystal output. Leave unconnected when using a single-ended clock source. |
| 68 | VBAT | - | Power | Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply. |
| 69 | VDD | - | Power | Positive supply for I/O and some logic. |
| 70 | RST | I | TTL | System reset input. |
| | PM7 | I/O | TTL | GPIO port M bit 7. |
| 71 | T5CCP1 | I/O | TTL | 16/32-Bit Timer 5 Capture/Compare/PWM 1. |
| '1 | TMPR0 | I/O | TTL | Tamper signal 0. |
| | UORI | I | TTL | UART module 0 Ring Indicator modem status input signal. |
| | PM6 | I/O | TTL | GPIO port M bit 6. |
| 72 | T5CCP0 | I/O | TTL | 16/32-Bit Timer 5 Capture/Compare/PWM 0. |
| 12 | TMPR1 | I/O | TTL | Tamper signal 1. |
| | UODSR | I | TTL | UART module 0 Data Set Ready modem output control line. |
| | PM5 | I/O | TTL | GPIO port M bit 5. |
| 73 | T4CCP1 | I/O | TTL | 16/32-Bit Timer 4 Capture/Compare/PWM 1. |
| 13 | TMPR2 | I/O | TTL | Tamper signal 2. |
| | U0DCD | I | TTL | UART module 0 Data Carrier Detect modem status input signal. |
| | PM4 | I/O | TTL | GPIO port M bit 4. |
| 74 | T4CCP0 | I/O | TTL | 16/32-Bit Timer 4 Capture/Compare/PWM 0. |
| / 4 | TMPR3 | I/O | TTL | Tamper signal 3. |
| | UOCTS | I | TTL | UART module 0 Clear To Send modem flow control input signal. |

Table 26-2. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type | Description |
|------------|----------|----------|-------------|--|
| | PM3 | I/O | TTL | GPIO port M bit 3. |
| 75 | EPI0S12 | I/O | TTL | EPI module 0 signal 12. |
| | T3CCP1 | I/O | TTL | 16/32-Bit Timer 3 Capture/Compare/PWM 1. |
| | PM2 | I/O | TTL | GPIO port M bit 2. |
| 76 | EPI0S13 | I/O | TTL | EPI module 0 signal 13. |
| | T3CCP0 | I/O | TTL | 16/32-Bit Timer 3 Capture/Compare/PWM 0. |
| | PM1 | I/O | TTL | GPIO port M bit 1. |
| 77 | EPI0S14 | I/O | TTL | EPI module 0 signal 14. |
| | T2CCP1 | I/O | TTL | 16/32-Bit Timer 2 Capture/Compare/PWM 1. |
| | PM0 | I/O | TTL | GPIO port M bit 0. |
| 78 | EPI0S15 | I/O | TTL | EPI module 0 signal 15. |
| | T2CCP0 | I/O | TTL | 16/32-Bit Timer 2 Capture/Compare/PWM 0. |
| 79 | VDD | - | Power | Positive supply for I/O and some logic. |
| 80 | GND | - | Power | Ground reference for logic and I/O pins. |
| | PL0 | I/O | TTL | GPIO port L bit 0. |
| | EPIOS16 | I/O | TTL | EPI module 0 signal 16. |
| 81 | I2C2SDA | I/O | OD | I ² C module 2 data. |
| | M0FAULT3 | I | TTL | Motion Control Module 0 PWM Fault 3. |
| | USB0D0 | I/O | TTL | USB data 0. |
| | PL1 | I/O | TTL | GPIO port L bit 1. |
| | EPIOS17 | I/O | TTL | EPI module 0 signal 17. |
| 82 | I2C2SCL | I/O | OD | $\rm I^2C$ module 2 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| | PhA0 | 1 | TTL | QEI module 0 phase A. |
| | USB0D1 | I/O | TTL | USB data 1. |
| | PL2 | I/O | TTL | GPIO port L bit 2. |
| | C0o | 0 | TTL | Analog comparator 0 output. |
| 83 | EPIOS18 | I/O | TTL | EPI module 0 signal 18. |
| | PhB0 | 1 | TTL | QEI module 0 phase B. |
| | USB0D2 | I/O | TTL | USB data 2. |
| | PL3 | I/O | TTL | GPIO port L bit 3. |
| | C10 | 0 | TTL | Analog comparator 1 output. |
| 84 | EPIOS19 | I/O | TTL | EPI module 0 signal 19. |
| | IDX0 | I | TTL | QEI module 0 index. |
| | USB0D3 | I/O | TTL | USB data 3. |
| | PL4 | I/O | TTL | GPIO port L bit 4. |
| 85 | EPI0S26 | I/O | TTL | EPI module 0 signal 26. |
| 00 | T0CCP0 | I/O | TTL | 16/32-Bit Timer 0 Capture/Compare/PWM 0. |
| | USB0D4 | I/O | TTL | USB data 4. |

Table 26-2. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type | Description |
|------------|----------|----------|-------------|--|
| | PL5 | I/O | TTL | GPIO port L bit 5. |
| | EPIOS33 | I/O | TTL | EPI module 0 signal 33. |
| 86 – | TOCCP1 | I/O | TTL | 16/32-Bit Timer 0 Capture/Compare/PWM 1. |
| | USB0D5 | I/O | TTL | USB data 5. |
| 87 | VDDC | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. The voltage on this pin is 1.2 V and is supplied by the on-chip LDO. The VDDC pins should only be connected to each other and an external capacitor as specified in Table 27-15 on page 1834. |
| 88 | OSC0 | I | Analog | Main oscillator crystal input or an external clock reference input. |
| 89 | OSC1 | 0 | Analog | Main oscillator crystal output. Leave unconnected when using a single-ended clock source. |
| 90 | VDD | - | Power | Positive supply for I/O and some logic. |
| | PB2 | I/O | TTL | GPIO port B bit 2. |
| | EPI0S27 | I/O | TTL | EPI module 0 signal 27. |
| 91 | I2C0SCL | I/O | OD | I ² C module 0 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| Γ | T5CCP0 | I/O | TTL | 16/32-Bit Timer 5 Capture/Compare/PWM 0. |
| | USBOSTP | 0 | TTL | Asserted by the USB controller to signal the end of a USB transmit packet or register write operation. |
| | PB3 | I/O | TTL | GPIO port B bit 3. |
| | EPI0S28 | I/O | TTL | EPI module 0 signal 28. |
| 92 | I2C0SDA | I/O | OD | I ² C module 0 data. |
| | T5CCP1 | I/O | TTL | 16/32-Bit Timer 5 Capture/Compare/PWM 1. |
| Γ | USBOCLK | 0 | TTL | 60-MHz clock to the external PHY. |
| | PL7 | I/O | TTL | GPIO port L bit 7. |
| 93 | T1CCP1 | I/O | TTL | 16/32-Bit Timer 1 Capture/Compare/PWM 1. |
| | USB0DM | I/O | Analog | Bidirectional differential data pin (D- per USB specification) for USB0. |
| | PL6 | I/O | TTL | GPIO port L bit 6. |
| 94 | T1CCP0 | I/O | TTL | 16/32-Bit Timer 1 Capture/Compare/PWM 0. |
| | USB0DP | I/O | Analog | Bidirectional differential data pin (D+ per USB specification) for USB0. |
| | PB0 | I/O | TTL | GPIO port B bit 0. |
| | CAN1Rx | I | TTL | CAN module 1 receive. |
| | I2C5SCL | I/O | OD | I ² C module 5 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| 95 | T4CCP0 | I/O | TTL | 16/32-Bit Timer 4 Capture/Compare/PWM 0. |
| | U1Rx | I | TTL | UART module 1 receive. |
| | USB0ID | I | Analog | This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side). |

Table 26-2. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type | Description |
|------------|----------|----------|-------------|--|
| | PB1 | I/O | TTL | GPIO port B bit 1. |
| | CAN1Tx | 0 | TTL | CAN module 1 transmit. |
| | I2C5SDA | I/O | OD | I ² C module 5 data. |
| 96 | T4CCP1 | I/O | TTL | 16/32-Bit Timer 4 Capture/Compare/PWM 1. |
| | U1Tx | 0 | TTL | UART module 1 transmit. |
| | USB0VBUS | I/O | Analog | This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing. |
| | PC3 | I/O | TTL | GPIO port C bit 3. |
| 97 | SWO | 0 | TTL | JTAG TDO and SWO. |
| | TDO | 0 | TTL | JTAG TDO and SWO. |
| 00 | PC2 | I/O | TTL | GPIO port C bit 2. |
| 98 | TDI | I | TTL | JTAG TDI. |
| | PC1 | I/O | TTL | GPIO port C bit 1. |
| 99 | SWDIO | I/O | TTL | JTAG TMS and SWDIO. |
| | TMS | I | TTL | JTAG TMS and SWDIO. |
| | PC0 | I/O | TTL | GPIO port C bit 0. |
| 100 | SWCLK | I | TTL | JTAG/SWD CLK. |
| | TCK | I | TTL | JTAG/SWD CLK. |
| 101 | VDD | - | Power | Positive supply for I/O and some logic. |
| | PQ4 | I/O | TTL | GPIO port Q bit 4. |
| 102 | DIVSCLK | 0 | TTL | An optionally divided reference clock output based on a selected clock source. Note that this signal is not synchronized to the System Clock. |
| | U1Rx | I | TTL | UART module 1 receive. |
| | PP2 | I/O | TTL | GPIO port P bit 2. |
| 103 | EPI0S29 | I/O | TTL | EPI module 0 signal 29. |
| 103 | UODTR | 0 | TTL | UART module 0 Data Terminal Ready modem status input signal. |
| | USBONXT | 0 | TTL | Asserted by the external PHY to throttle all data types. |
| | PP3 | I/O | TTL | GPIO port P bit 3. |
| | EPI0S30 | I/O | TTL | EPI module 0 signal 30. |
| 104 | RTCCLK | 0 | TTL | Buffered version of the Hibernation module's 32.768-kHz clock. This signal is not output when the part is in Hibernate mode and before being configured after power-on reset. |
| | U0DCD | I | TTL | UART module 0 Data Carrier Detect modem status input signal. |
| | U1CTS | 1 | TTL | UART module 1 Clear To Send modem flow control input signal. |
| | USB0DIR | 0 | TTL | Indicates that the external PHY is able to accept data from the USB controller. |
| | PP4 | I/O | TTL | GPIO port P bit 4. |
| 105 | U0DSR | I | TTL | UART module 0 Data Set Ready modem output control line. |
| 100 | U3RTS | 0 | TTL | UART module 3 Request to Send modem flow control output line. |
| | USB0D7 | I/O | TTL | USB data 7. |

Table 26-2. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type | Description |
|------------|----------|----------|-------------|--|
| | PP5 | I/O | TTL | GPIO port P bit 5. |
| 106 | I2C2SCL | I/O | OD | I ² C module 2 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| | U3CTS | I | TTL | UART module 3 Clear To Send modem flow control input signal. |
| | USB0D6 | I/O | TTL | USB data 6. |
| 107 | PN0 | I/O | TTL | GPIO port N bit 0. |
| 107 | U1RTS | 0 | TTL | UART module 1 Request to Send modem flow control output line. |
| 108 | PN1 | I/O | TTL | GPIO port N bit 1. |
| 100 | U1CTS | I | TTL | UART module 1 Clear To Send modem flow control input signal. |
| | PN2 | I/O | TTL | GPIO port N bit 2. |
| 109 | EPI0S29 | I/O | TTL | EPI module 0 signal 29. |
| 109 | U1DCD | I | TTL | UART module 1 Data Carrier Detect modem status input signal. |
| | U2RTS | 0 | TTL | UART module 2 Request to Send modem flow control output line. |
| | PN3 | I/O | TTL | GPIO port N bit 3. |
| 110 | EPIOS30 | I/O | TTL | EPI module 0 signal 30. |
| 110 | U1DSR | 1 | TTL | UART module 1 Data Set Ready modem output control line. |
| | U2CTS | 1 | TTL | UART module 2 Clear To Send modem flow control input signal. |
| | PN4 | I/O | TTL | GPIO port N bit 4. |
| | EPI0S34 | I/O | TTL | EPI module 0 signal 34. |
| 111 | I2C2SDA | I/O | OD | I ² C module 2 data. |
| | U1DTR | 0 | TTL | UART module 1 Data Terminal Ready modem status input signal. |
| | U3RTS | 0 | TTL | UART module 3 Request to Send modem flow control output line. |
| | PN5 | I/O | TTL | GPIO port N bit 5. |
| | EPI0S35 | I/O | TTL | EPI module 0 signal 35. |
| 112 | I2C2SCL | I/O | OD | l ² C module 2 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| | U1RI | 1 | TTL | UART module 1 Ring Indicator modem status input signal. |
| | U3CTS | 1 | TTL | UART module 3 Clear To Send modem flow control input signal. |
| 113 | VDD | - | Power | Positive supply for I/O and some logic. |
| 114 | GND | - | Power | Ground reference for logic and I/O pins. |
| 115 | VDDC | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. The voltage on this pin is 1.2 V and is supplied by the on-chip LDO. The VDDC pins should only be connected to each other and an external capacitor as specified in Table 27-15 on page 1834. |
| | PJ0 | I/O | TTL | GPIO port J bit 0. |
| 116 | ENOPPS | 0 | TTL | Ethernet 0 Pulse-Per-Second (PPS) Output. |
| | U3Rx | I | TTL | UART module 3 receive. |
| 117 | PJ1 | I/O | TTL | GPIO port J bit 1. |
| | U3Tx | 0 | TTL | UART module 3 transmit. |

Table 26-2. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type | Description |
|------------|-----------|---------------|-------------|--|
| | PP0 | I/O | TTL | GPIO port P bit 0. |
| 118 | C2+ | 1 | Analog | Analog comparator 2 positive input. |
| 116 | SSI3XDAT2 | SSI3XDAT2 I/O | | SSI Module 3 Bi-directional Data Pin 2. |
| | U6Rx | 1 | TTL | UART module 6 receive. |
| | PP1 | I/O | TTL | GPIO port P bit 1. |
| 119 | C2 - | 1 | Analog | Analog comparator 2 negative input. |
| 119 | SSI3XDAT3 | I/O | TTL | SSI Module 3 Bi-directional Data Pin 3. |
| | U6Tx | 0 | TTL | UART module 6 transmit. |
| | PB5 | I/O | TTL | GPIO port B bit 5. |
| | AIN11 | 1 | Analog | Analog-to-digital converter input 11. |
| 120 | I2C5SDA | I/O | OD | I ² C module 5 data. |
| | SSI1Clk | I/O | TTL | SSI module 1 clock. |
| | UORTS | 0 | TTL | UART module 0 Request to Send modem flow control output signal. |
| | PB4 | I/O | TTL | GPIO port B bit 4. |
| | AIN10 | I | Analog | Analog-to-digital converter input 10. |
| 121 | I2C5SCL | I/O | OD | I ² C module 5 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| | SSI1Fss | I/O | TTL | SSI module 1 frame signal. |
| | UOCTS | I | TTL | UART module 0 Clear To Send modem flow control input signal. |
| 122 | VDD | - | Power | Positive supply for I/O and some logic. |
| | PE4 | I/O | TTL | GPIO port E bit 4. |
| | AIN9 | I | Analog | Analog-to-digital converter input 9. |
| 123 | SSI1XDAT0 | I/O | TTL | SSI Module 1 Bi-directional Data Pin 0 (SSI1TX in Legacy SSI Mode). |
| | U1RI | I | TTL | UART module 1 Ring Indicator modem status input signal. |
| | PE5 | I/O | TTL | GPIO port E bit 5. |
| 124 | AIN8 | 1 | Analog | Analog-to-digital converter input 8. |
| | SSI1XDAT1 | I/O | TTL | SSI Module 1 Bi-directional Data Pin 1 (SSI1RX in Legacy SSI Mode). |
| | PD4 | I/O | TTL | GPIO port D bit 4. |
| | AIN7 | I | Analog | Analog-to-digital converter input 7. |
| 125 | SSI1XDAT2 | I/O | TTL | SSI Module 1 Bi-directional Data Pin 2. |
| | T3CCP0 | I/O | TTL | 16/32-Bit Timer 3 Capture/Compare/PWM 0. |
| | U2Rx | 1 | TTL | UART module 2 receive. |
| | PD5 | I/O | TTL | GPIO port D bit 5. |
| | AIN6 | I | Analog | Analog-to-digital converter input 6. |
| 126 | SSI1XDAT3 | I/O | TTL | SSI Module 1 Bi-directional Data Pin 3. |
| | T3CCP1 | I/O | TTL | 16/32-Bit Timer 3 Capture/Compare/PWM 1. |
| | U2Tx | 0 | TTL | UART module 2 transmit. |

Table 26-2. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type | Description | |
|------------|-----------|----------|-------------|---|--|
| | PD6 | I/O | TTL | GPIO port D bit 6. | |
| | AIN5 | I | Analog | Analog-to-digital converter input 5. | |
| | SSI2XDAT3 | I/O | TTL | SSI Module 2 Bi-directional Data Pin 3. | |
| 127 | T4CCP0 | I/O | TTL | 16/32-Bit Timer 4 Capture/Compare/PWM 0. | |
| | U2RTS | 0 | TTL | UART module 2 Request to Send modem flow control output line. | |
| | USB0EPEN | 0 | TTL | Optionally used in Host mode to control an external power sou to supply power to the USB bus. | |
| | PD7 | I/O | TTL | GPIO port D bit 7. | |
| | AIN4 | I | Analog | Analog-to-digital converter input 4. | |
| | NMI | I | TTL | Non-maskable interrupt. | |
| 128 | SSI2XDAT2 | I/O | TTL | SSI Module 2 Bi-directional Data Pin 2. | |
| | T4CCP1 | I/O | TTL | 16/32-Bit Timer 4 Capture/Compare/PWM 1. | |
| | U2CTS | I | TTL | UART module 2 Clear To Send modem flow control input signal. | |
| | USB0PFLT | I | TTL | Optionally used in Host mode by an external power source to indicate an error state by that power source. | |

26.2 Signals by Signal Name

Table 26-3. Signals by Signal Name

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type | Description |
|----------|------------|-----------------------------|----------|-------------|---------------------------------------|
| AIN0 | 12 | PE3 | I | Analog | Analog-to-digital converter input 0. |
| AIN1 | 13 | PE2 | I | Analog | Analog-to-digital converter input 1. |
| AIN2 | 14 | PE1 | I | Analog | Analog-to-digital converter input 2. |
| AIN3 | 15 | PE0 | I | Analog | Analog-to-digital converter input 3. |
| AIN4 | 128 | PD7 | I | Analog | Analog-to-digital converter input 4. |
| AIN5 | 127 | PD6 | I | Analog | Analog-to-digital converter input 5. |
| AIN6 | 126 | PD5 | I | Analog | Analog-to-digital converter input 6. |
| AIN7 | 125 | PD4 | I | Analog | Analog-to-digital converter input 7. |
| AIN8 | 124 | PE5 | I | Analog | Analog-to-digital converter input 8. |
| AIN9 | 123 | PE4 | I | Analog | Analog-to-digital converter input 9. |
| AIN10 | 121 | PB4 | I | Analog | Analog-to-digital converter input 10. |
| AIN11 | 120 | PB5 | I | Analog | Analog-to-digital converter input 11. |
| AIN12 | 4 | PD3 | I | Analog | Analog-to-digital converter input 12. |
| AIN13 | 3 | PD2 | I | Analog | Analog-to-digital converter input 13. |
| AIN14 | 2 | PD1 | I | Analog | Analog-to-digital converter input 14. |
| AIN15 | 1 | PD0 | I | Analog | Analog-to-digital converter input 15. |
| AIN16 | 18 | PK0 | I | Analog | Analog-to-digital converter input 16. |
| AIN17 | 19 | PK1 | 1 | Analog | Analog-to-digital converter input 17. |
| AIN18 | 20 | PK2 | I | Analog | Analog-to-digital converter input 18. |
| AIN19 | 21 | PK3 | 1 | Analog | Analog-to-digital converter input 19. |
| C0+ | 23 | PC6 | I | Analog | Analog comparator 0 positive input. |

Table 26-3. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type | Description |
|----------|------------|-----------------------------|----------|-------------|---|
| C0- | 22 | PC7 | I | Analog | Analog comparator 0 negative input. |
| C0o | 1 83 | PD0 (5) PL2 (5) | 0 | TTL | Analog comparator 0 output. |
| C1+ | 24 | PC5 | I | Analog | Analog comparator 1 positive input. |
| C1- | 25 | PC4 | I | Analog | Analog comparator 1 negative input. |
| C10 | 2 84 | PD1 (5) PL3 (5) | 0 | TTL | Analog comparator 1 output. |
| C2+ | 118 | PP0 | I | Analog | Analog comparator 2 positive input. |
| C2 - | 119 | PP1 | I | Analog | Analog comparator 2 negative input. |
| C20 | 3 | PD2 (5) | 0 | TTL | Analog comparator 2 output. |
| CAN0Rx | 33 | PA0 (7) | I | TTL | CAN module 0 receive. |
| CAN0Tx | 34 | PA1 (7) | 0 | TTL | CAN module 0 transmit. |
| CAN1Rx | 95 | PB0 (7) | I | TTL | CAN module 1 receive. |
| CAN1Tx | 96 | PB1 (7) | 0 | TTL | CAN module 1 transmit. |
| DIVSCLK | 102 | PQ4 (7) | 0 | TTL | An optionally divided reference clock output based on a selected clock source. Note that this signal is not synchronized to the System Clock. |
| EN0LED0 | 42 63 | PF0 (5) PK4 (5) | 0 | TTL | Ethernet 0 LED 0. |
| EN0LED1 | 46 61 | PF4 (5) PK6 (5) | 0 | TTL | Ethernet 0 LED 1. |
| EN0LED2 | 43 62 | PF1 (5) PK5 (5) | 0 | TTL | Ethernet 0 LED 2. |
| ENOPPS | 49 116 | PG0 (5) PJ0 (5) | 0 | TTL | Ethernet 0 Pulse-Per-Second (PPS) Output. |
| ENORXIN | 53 | fixed | I/O | TTL | Ethernet PHY negative receive differential input. |
| ENORXIP | 54 | fixed | I/O | TTL | Ethernet PHY positive receive differential input. |
| EN0TXON | 56 | fixed | I/O | TTL | Ethernet PHY negative transmit differential output. |
| ENOTXOP | 57 | fixed | I/O | TTL | Ethernet PHY positive transmit differential output. |
| EPI0S0 | 18 29 | PK0 (15) PH0 (15) | I/O | TTL | EPI module 0 signal 0. |
| EPIOS1 | 19 30 | PK1 (15) PH1 (15) | I/O | TTL | EPI module 0 signal 1. |
| EPIOS2 | 20 31 | PK2 (15) PH2 (15) | I/O | TTL | EPI module 0 signal 2. |
| EPI0S3 | 21 32 | PK3 (15) PH3 (15) | I/O | TTL | EPI module 0 signal 3. |
| EPI0S4 | 22 | PC7 (15) | I/O | TTL | EPI module 0 signal 4. |
| EPI0S5 | 23 | PC6 (15) | I/O | TTL | EPI module 0 signal 5. |
| EPI0S6 | 24 | PC5 (15) | I/O | TTL | EPI module 0 signal 6. |
| EPI0S7 | 25 | PC4 (15) | I/O | TTL | EPI module 0 signal 7. |
| EPI0S8 | 40 | PA6 (15) | I/O | TTL | EPI module 0 signal 8. |
| EPI0S9 | 41 | PA7 (15) | I/O | TTL | EPI module 0 signal 9. |
| EPIOS10 | 50 | PG1 (15) | I/O | TTL | EPI module 0 signal 10. |

Table 26-3. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type | Description |
|----------|-----------------------------------|-----------------------------|----------|-------------|---|
| EPIOS11 | 49 | PG0 (15) | I/O | TTL | EPI module 0 signal 11. |
| EPI0S12 | 75 | PM3 (15) | I/O | TTL | EPI module 0 signal 12. |
| EPIOS13 | 76 | PM2 (15) | I/O | TTL | EPI module 0 signal 13. |
| EPIOS14 | 77 | PM1 (15) | I/O | TTL | EPI module 0 signal 14. |
| EPIOS15 | 78 | PM0 (15) | I/O | TTL | EPI module 0 signal 15. |
| EPI0S16 | 81 | PL0 (15) | I/O | TTL | EPI module 0 signal 16. |
| EPIOS17 | 82 | PL1 (15) | I/O | TTL | EPI module 0 signal 17. |
| EPIOS18 | 83 | PL2 (15) | I/O | TTL | EPI module 0 signal 18. |
| EPIOS19 | 84 | PL3 (15) | I/O | TTL | EPI module 0 signal 19. |
| EPI0S20 | 5 | PQ0 (15) | I/O | TTL | EPI module 0 signal 20. |
| EPI0S21 | 6 | PQ1 (15) | I/O | TTL | EPI module 0 signal 21. |
| EPI0S22 | 11 | PQ2 (15) | I/O | TTL | EPI module 0 signal 22. |
| EPI0S23 | 27 | PQ3 (15) | I/O | TTL | EPI module 0 signal 23. |
| EPI0S24 | 60 | PK7 (15) | I/O | TTL | EPI module 0 signal 24. |
| EPI0S25 | 61 | PK6 (15) | I/O | TTL | EPI module 0 signal 25. |
| EPI0S26 | 85 | PL4 (15) | I/O | TTL | EPI module 0 signal 26. |
| EPI0S27 | 91 | PB2 (15) | I/O | TTL | EPI module 0 signal 27. |
| EPI0S28 | 92 | PB3 (15) | I/O | TTL | EPI module 0 signal 28. |
| EPI0S29 | 103 109 | PP2 (15) PN2 (15) | I/O | TTL | EPI module 0 signal 29. |
| EPIOS30 | 104 110 | PP3 (15) PN3 (15) | I/O | TTL | EPI module 0 signal 30. |
| EPIOS31 | 62 | PK5 (15) | I/O | TTL | EPI module 0 signal 31. |
| EPI0S32 | 63 | PK4 (15) | I/O | TTL | EPI module 0 signal 32. |
| EPI0S33 | 86 | PL5 (15) | I/O | TTL | EPI module 0 signal 33. |
| EPI0S34 | 111 | PN4 (15) | I/O | TTL | EPI module 0 signal 34. |
| EPI0S35 | 112 | PN5 (15) | I/O | TTL | EPI module 0 signal 35. |
| GND | 17 48 55 58 80 114 | fixed | - | Power | Ground reference for logic and I/O pins. |
| GNDA | 10 | fixed | - | Power | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. |
| HIB | 65 | fixed | 0 | TTL | An output that indicates the processor is in Hibernate mode. |
| I2C0SCL | 91 | PB2 (2) | I/O | OD | I ² C module 0 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| I2C0SDA | 92 | PB3 (2) | I/O | OD | I ² C module 0 data. |

Table 26-3. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type | Description |
|----------|------------------|-------------------------------|----------|-------------|--|
| I2C1SCL | 49 | PG0 (2) | I/O | OD | I ² C module 1 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| I2C1SDA | 50 | PG1 (2) | I/O | OD | I ² C module 1 data. |
| I2C2SCL | 82 106 112 | PL1 (2) PP5 (2) PN5 (3) | I/O | OD | I ² C module 2 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| I2C2SDA | 81 111 | PL0 (2) PN4 (3) | I/O | OD | I ² C module 2 data. |
| I2C3SCL | 63 | PK4 (2) | I/O | OD | I ² C module 3 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| I2C3SDA | 62 | PK5 (2) | I/O | OD | I ² C module 3 data. |
| I2C4SCL | 61 | PK6 (2) | I/O | OD | I ² C module 4 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| I2C4SDA | 60 | PK7 (2) | I/O | OD | I ² C module 4 data. |
| I2C5SCL | 95 121 | PB0 (2) PB4 (2) | I/O | OD | I ² C module 5 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| I2C5SDA | 96 120 | PB1 (2) PB5 (2) | I/O | OD | I ² C module 5 data. |
| I2C6SCL | 40 | PA6 (2) | I/O | OD | I ² C module 6 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| I2C6SDA | 41 | PA7 (2) | I/O | OD | I ² C module 6 data. |
| I2C7SCL | 1 37 | PD0 (2) PA4 (2) | I/O | OD | I ² C module 7 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| I2C7SDA | 2 38 | PD1 (2) PA5 (2) | I/O | OD | I ² C module 7 data. |
| I2C8SCL | 3 35 | PD2 (2) PA2 (2) | I/O | OD | I ² C module 8 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| I2C8SDA | 4 36 | PD3 (2) PA3 (2) | I/O | OD | I ² C module 8 data. |
| I2C9SCL | 33 | PA0 (2) | I/O | OD | I ² C module 9 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| I2C9SDA | 34 | PA1 (2) | I/O | OD | I ² C module 9 data. |
| IDX0 | 84 | PL3 (6) | 1 | TTL | QEI module 0 index. |
| M0FAULT0 | 46 | PF4 (6) | ļ | TTL | Motion Control Module 0 PWM Fault 0. |
| M0FAULT1 | 61 | PK6 (6) | 1 | TTL | Motion Control Module 0 PWM Fault 1. |
| M0FAULT2 | 60 | PK7 (6) | ļ | TTL | Motion Control Module 0 PWM Fault 2. |
| M0FAULT3 | 81 | PL0 (6) | 1 | TTL | Motion Control Module 0 PWM Fault 3. |
| M0PWM0 | 42 | PF0 (6) | 0 | TTL | Motion Control Module 0 PWM 0. This signal is controlled by Module 0 PWM Generator 0. |

Table 26-3. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type | Description |
|----------|------------|-----------------------------|----------|-------------|---|
| M0PWM1 | 43 | PF1 (6) | 0 | TTL | Motion Control Module 0 PWM 1. This signal is controlled by Module 0 PWM Generator 0. |
| M0PWM2 | 44 | PF2 (6) | 0 | TTL | Motion Control Module 0 PWM 2. This signal is controlled by Module 0 PWM Generator 1. |
| M0PWM3 | 45 | PF3 (6) | 0 | TTL | Motion Control Module 0 PWM 3. This signal is controlled by Module 0 PWM Generator 1. |
| M0PWM4 | 49 | PG0 (6) | 0 | TTL | Motion Control Module 0 PWM 4. This signal is controlled by Module 0 PWM Generator 2. |
| M0PWM5 | 50 | PG1 (6) | 0 | TTL | Motion Control Module 0 PWM 5. This signal is controlled by Module 0 PWM Generator 2. |
| M0PWM6 | 63 | PK4 (6) | 0 | TTL | Motion Control Module 0 PWM 6. This signal is controlled by Module 0 PWM Generator 3. |
| M0PWM7 | 62 | PK5 (6) | 0 | TTL | Motion Control Module 0 PWM 7. This signal is controlled by Module 0 PWM Generator 3. |
| NMI | 128 | PD7 (8) | I | TTL | Non-maskable interrupt. |
| OSC0 | 88 | fixed | I | Analog | Main oscillator crystal input or an external clock reference input. |
| OSC1 | 89 | fixed | 0 | Analog | Main oscillator crystal output. Leave unconnected when using a single-ended clock source. |
| PA0 | 33 | - | I/O | TTL | GPIO port A bit 0. |
| PA1 | 34 | - | I/O | TTL | GPIO port A bit 1. |
| PA2 | 35 | - | I/O | TTL | GPIO port A bit 2. |
| PA3 | 36 | - | I/O | TTL | GPIO port A bit 3. |
| PA4 | 37 | - | I/O | TTL | GPIO port A bit 4. |
| PA5 | 38 | - | I/O | TTL | GPIO port A bit 5. |
| PA6 | 40 | - | I/O | TTL | GPIO port A bit 6. |
| PA7 | 41 | - | I/O | TTL | GPIO port A bit 7. |
| PB0 | 95 | - | I/O | TTL | GPIO port B bit 0. |
| PB1 | 96 | - | I/O | TTL | GPIO port B bit 1. |
| PB2 | 91 | - | I/O | TTL | GPIO port B bit 2. |
| PB3 | 92 | - | I/O | TTL | GPIO port B bit 3. |
| PB4 | 121 | - | I/O | TTL | GPIO port B bit 4. |
| PB5 | 120 | - | I/O | TTL | GPIO port B bit 5. |
| PC0 | 100 | - | I/O | TTL | GPIO port C bit 0. |
| PC1 | 99 | - | I/O | TTL | GPIO port C bit 1. |
| PC2 | 98 | - | I/O | TTL | GPIO port C bit 2. |
| PC3 | 97 | - | I/O | TTL | GPIO port C bit 3. |
| PC4 | 25 | - | I/O | TTL | GPIO port C bit 4. |
| PC5 | 24 | - | I/O | TTL | GPIO port C bit 5. |
| PC6 | 23 | - | I/O | TTL | GPIO port C bit 6. |
| PC7 | 22 | - | I/O | TTL | GPIO port C bit 7. |
| PD0 | 1 | - | I/O | TTL | GPIO port D bit 0. |
| PD1 | 2 | - | I/O | TTL | GPIO port D bit 1. |

Table 26-3. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type | Description |
|----------|------------|-----------------------------|----------|-------------|-----------------------|
| PD2 | 3 | - | I/O | TTL | GPIO port D bit 2. |
| PD3 | 4 | - | I/O | TTL | GPIO port D bit 3. |
| PD4 | 125 | - | I/O | TTL | GPIO port D bit 4. |
| PD5 | 126 | - | I/O | TTL | GPIO port D bit 5. |
| PD6 | 127 | - | I/O | TTL | GPIO port D bit 6. |
| PD7 | 128 | - | I/O | TTL | GPIO port D bit 7. |
| PE0 | 15 | - | I/O | TTL | GPIO port E bit 0. |
| PE1 | 14 | - | I/O | TTL | GPIO port E bit 1. |
| PE2 | 13 | - | I/O | TTL | GPIO port E bit 2. |
| PE3 | 12 | - | I/O | TTL | GPIO port E bit 3. |
| PE4 | 123 | - | I/O | TTL | GPIO port E bit 4. |
| PE5 | 124 | - | I/O | TTL | GPIO port E bit 5. |
| PF0 | 42 | - | I/O | TTL | GPIO port F bit 0. |
| PF1 | 43 | - | I/O | TTL | GPIO port F bit 1. |
| PF2 | 44 | - | I/O | TTL | GPIO port F bit 2. |
| PF3 | 45 | - | I/O | TTL | GPIO port F bit 3. |
| PF4 | 46 | - | I/O | TTL | GPIO port F bit 4. |
| PG0 | 49 | - | I/O | TTL | GPIO port G bit 0. |
| PG1 | 50 | - | I/O | TTL | GPIO port G bit 1. |
| PH0 | 29 | - | I/O | TTL | GPIO port H bit 0. |
| PH1 | 30 | - | I/O | TTL | GPIO port H bit 1. |
| PH2 | 31 | - | I/O | TTL | GPIO port H bit 2. |
| РН3 | 32 | - | I/O | TTL | GPIO port H bit 3. |
| PhA0 | 82 | PL1 (6) | I | TTL | QEI module 0 phase A. |
| PhB0 | 83 | PL2 (6) | I | TTL | QEI module 0 phase B. |
| PJ0 | 116 | - | I/O | TTL | GPIO port J bit 0. |
| PJ1 | 117 | - | I/O | TTL | GPIO port J bit 1. |
| PK0 | 18 | - | I/O | TTL | GPIO port K bit 0. |
| PK1 | 19 | - | I/O | TTL | GPIO port K bit 1. |
| PK2 | 20 | - | I/O | TTL | GPIO port K bit 2. |
| PK3 | 21 | - | I/O | TTL | GPIO port K bit 3. |
| PK4 | 63 | - | I/O | TTL | GPIO port K bit 4. |
| PK5 | 62 | - | I/O | TTL | GPIO port K bit 5. |
| PK6 | 61 | - | I/O | TTL | GPIO port K bit 6. |
| PK7 | 60 | - | I/O | TTL | GPIO port K bit 7. |
| PL0 | 81 | - | I/O | TTL | GPIO port L bit 0. |
| PL1 | 82 | - | I/O | TTL | GPIO port L bit 1. |
| PL2 | 83 | - | I/O | TTL | GPIO port L bit 2. |
| PL3 | 84 | - | I/O | TTL | GPIO port L bit 3. |
| PL4 | 85 | - | I/O | TTL | GPIO port L bit 4. |
| PL5 | 86 | - | I/O | TTL | GPIO port L bit 5. |

Table 26-3. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type | Description |
|-----------|-----------------|-------------------------------|----------|-------------|---|
| PL6 | 94 | - | I/O | TTL | GPIO port L bit 6. |
| PL7 | 93 | - | I/O | TTL | GPIO port L bit 7. |
| PM0 | 78 | - | I/O | TTL | GPIO port M bit 0. |
| PM1 | 77 | - | I/O | TTL | GPIO port M bit 1. |
| PM2 | 76 | - | I/O | TTL | GPIO port M bit 2. |
| PM3 | 75 | - | I/O | TTL | GPIO port M bit 3. |
| PM4 | 74 | - | I/O | TTL | GPIO port M bit 4. |
| PM5 | 73 | - | I/O | TTL | GPIO port M bit 5. |
| PM6 | 72 | - | I/O | TTL | GPIO port M bit 6. |
| PM7 | 71 | - | I/O | TTL | GPIO port M bit 7. |
| PN0 | 107 | - | I/O | TTL | GPIO port N bit 0. |
| PN1 | 108 | - | I/O | TTL | GPIO port N bit 1. |
| PN2 | 109 | - | I/O | TTL | GPIO port N bit 2. |
| PN3 | 110 | - | I/O | TTL | GPIO port N bit 3. |
| PN4 | 111 | - | I/O | TTL | GPIO port N bit 4. |
| PN5 | 112 | - | I/O | TTL | GPIO port N bit 5. |
| PP0 | 118 | - | I/O | TTL | GPIO port P bit 0. |
| PP1 | 119 | - | I/O | TTL | GPIO port P bit 1. |
| PP2 | 103 | - | I/O | TTL | GPIO port P bit 2. |
| PP3 | 104 | - | I/O | TTL | GPIO port P bit 3. |
| PP4 | 105 | - | I/O | TTL | GPIO port P bit 4. |
| PP5 | 106 | - | I/O | TTL | GPIO port P bit 5. |
| PQ0 | 5 | - | I/O | TTL | GPIO port Q bit 0. |
| PQ1 | 6 | - | I/O | TTL | GPIO port Q bit 1. |
| PQ2 | 11 | - | I/O | TTL | GPIO port Q bit 2. |
| PQ3 | 27 | - | I/O | TTL | GPIO port Q bit 3. |
| PQ4 | 102 | - | I/O | TTL | GPIO port Q bit 4. |
| RBIAS | 59 | fixed | 0 | Analog | 4.87-kΩ resistor (1% precision) for Ethernet PHY. |
| RST | 70 | fixed | I | TTL | System reset input. |
| RTCCLK | 24 60 104 | PC5 (7) PK7 (5) PP3 (7) | 0 | TTL | Buffered version of the Hibernation module's 32.768-kHz clock. This signal is not output when the part is in Hibernate mode and before being configured after power-on reset. |
| SSIOClk | 35 | PA2 (15) | I/O | TTL | SSI module 0 clock |
| SSI0Fss | 36 | PA3 (15) | I/O | TTL | SSI module 0 frame signal |
| SSI0XDAT0 | 37 | PA4 (15) | I/O | TTL | SSI Module 0 Bi-directional Data Pin 0 (SSIOTX in Legacy SSI Mode). |
| SSI0XDAT1 | 38 | PA5 (15) | I/O | TTL | SSI Module 0 Bi-directional Data Pin 1 (SSIORX in Legacy SSI Mode). |
| SSI0XDAT2 | 40 | PA6 (13) | I/O | TTL | SSI Module 0 Bi-directional Data Pin 2. |
| SSI0XDAT3 | 41 | PA7 (13) | I/O | TTL | SSI Module 0 Bi-directional Data Pin 3. |
| SSI1Clk | 120 | PB5 (15) | I/O | TTL | SSI module 1 clock. |

Table 26-3. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type | Description |
|-----------|---------------|-------------------------------|----------|-------------|---|
| SSI1Fss | 121 | PB4 (15) | I/O | TTL | SSI module 1 frame signal. |
| SSI1XDAT0 | 123 | PE4 (15) | I/O | TTL | SSI Module 1 Bi-directional Data Pin 0 (SSI1TX in Legacy SSI Mode). |
| SSI1XDAT1 | 124 | PE5 (15) | I/O | TTL | SSI Module 1 Bi-directional Data Pin 1 (SSI1RX in Legacy SSI Mode). |
| SSI1XDAT2 | 125 | PD4 (15) | I/O | TTL | SSI Module 1 Bi-directional Data Pin 2. |
| SSI1XDAT3 | 126 | PD5 (15) | I/O | TTL | SSI Module 1 Bi-directional Data Pin 3. |
| SSI2Clk | 4 | PD3 (15) | I/O | TTL | SSI module 2 clock. |
| SSI2Fss | 3 | PD2 (15) | I/O | TTL | SSI module 2 frame signal. |
| SSI2XDAT0 | 2 | PD1 (15) | I/O | TTL | SSI Module 2 Bi-directional Data Pin 0 (SSI2TX in Legacy SSI Mode). |
| SSI2XDAT1 | 1 | PD0 (15) | I/O | TTL | SSI Module 2 Bi-directional Data Pin 1 (SSI2RX in Legacy SSI Mode). |
| SSI2XDAT2 | 128 | PD7 (15) | I/O | TTL | SSI Module 2 Bi-directional Data Pin 2. |
| SSI2XDAT3 | 127 | PD6 (15) | I/O | TTL | SSI Module 2 Bi-directional Data Pin 3. |
| SSI3Clk | 5 45 | PQ0 (14) PF3 (14) | I/O | TTL | SSI module 3 clock. |
| SSI3Fss | 6 44 | PQ1 (14) PF2 (14) | I/O | TTL | SSI module 3 frame signal. |
| SSI3XDAT0 | 11 43 | PQ2 (14) PF1 (14) | I/O | TTL | SSI Module 3 Bi-directional Data Pin 0 (SSI3TX in Legacy SSI Mode). |
| SSI3XDAT1 | 27 42 | PQ3 (14) PF0 (14) | I/O | TTL | SSI Module 3 Bi-directional Data Pin 1 (SSI3RX in Legacy SSI Mode). |
| SSI3XDAT2 | 46 118 | PF4 (14) PP0 (15) | I/O | TTL | SSI Module 3 Bi-directional Data Pin 2. |
| SSI3XDAT3 | 119 | PP1 (15) | I/O | TTL | SSI Module 3 Bi-directional Data Pin 3. |
| SWCLK | 100 | PC0 (1) | I | TTL | JTAG/SWD CLK. |
| SWDIO | 99 | PC1 (1) | I/O | TTL | JTAG TMS and SWDIO. |
| SWO | 97 | PC3 (1) | 0 | TTL | JTAG TDO and SWO. |
| T0CCP0 | 1 33 85 | PD0 (3) PA0 (3) PL4 (3) | I/O | TTL | 16/32-Bit Timer 0 Capture/Compare/PWM 0. |
| TOCCP1 | 2 34 86 | PD1 (3) PA1 (3) PL5 (3) | I/O | TTL | 16/32-Bit Timer 0 Capture/Compare/PWM 1. |
| T1CCP0 | 3 35 94 | PD2 (3) PA2 (3) PL6 (3) | I/O | TTL | 16/32-Bit Timer 1 Capture/Compare/PWM 0. |
| T1CCP1 | 4 36 93 | PD3 (3) PA3 (3) PL7 (3) | I/O | TTL | 16/32-Bit Timer 1 Capture/Compare/PWM 1. |
| T2CCP0 | 37 78 | PA4 (3) PM0 (3) | I/O | TTL | 16/32-Bit Timer 2 Capture/Compare/PWM 0. |
| T2CCP1 | 38 77 | PA5 (3) PM1 (3) | I/O | TTL | 16/32-Bit Timer 2 Capture/Compare/PWM 1. |

Table 26-3. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type | Description |
|----------|-----------------|-------------------------------|----------|-------------|---|
| T3CCP0 | 40 76 125 | PA6 (3) PM2 (3) PD4 (3) | I/O | TTL | 16/32-Bit Timer 3 Capture/Compare/PWM 0. |
| T3CCP1 | 41 75 126 | PA7 (3) PM3 (3) PD5 (3) | I/O | TTL | 16/32-Bit Timer 3 Capture/Compare/PWM 1. |
| T4CCP0 | 74 95 127 | PM4 (3) PB0 (3) PD6 (3) | I/O | TTL | 16/32-Bit Timer 4 Capture/Compare/PWM 0. |
| T4CCP1 | 73 96 128 | PM5 (3) PB1 (3) PD7 (3) | I/O | TTL | 16/32-Bit Timer 4 Capture/Compare/PWM 1. |
| T5CCP0 | 72 91 | PM6 (3) PB2 (3) | I/O | TTL | 16/32-Bit Timer 5 Capture/Compare/PWM 0. |
| T5CCP1 | 71 92 | PM7 (3) PB3 (3) | I/O | TTL | 16/32-Bit Timer 5 Capture/Compare/PWM 1. |
| TCK | 100 | PC0 (1) | 1 | TTL | JTAG/SWD CLK. |
| TDI | 98 | PC2 (1) | I | TTL | JTAG TDI. |
| TDO | 97 | PC3 (1) | 0 | TTL | JTAG TDO and SWO. |
| TMPR0 | 71 | PM7 | I/O | TTL | Tamper signal 0. |
| TMPR1 | 72 | PM6 | I/O | TTL | Tamper signal 1. |
| TMPR2 | 73 | PM5 | I/O | TTL | Tamper signal 2. |
| TMPR3 | 74 | PM4 | I/O | TTL | Tamper signal 3. |
| TMS | 99 | PC1 (1) | 1 | TTL | JTAG TMS and SWDIO. |
| TRCLK | 45 | PF3 (15) | 0 | TTL | Trace clock. |
| TRD0 | 44 | PF2 (15) | 0 | TTL | Trace data 0. |
| TRD1 | 43 | PF1 (15) | 0 | TTL | Trace data 1. |
| TRD2 | 42 | PF0 (15) | 0 | TTL | Trace data 2. |
| TRD3 | 46 | PF4 (15) | 0 | TTL | Trace data 3. |
| UOCTS | 30 74 121 | PH1 (1) PM4 (1) PB4 (1) | I | TTL | UART module 0 Clear To Send modem flow control input signal. |
| UODCD | 31 73 104 | PH2 (1) PM5 (1) PP3 (2) | I | TTL | UART module 0 Data Carrier Detect modem status input signal. |
| U0DSR | 32 72 105 | PH3 (1) PM6 (1) PP4 (2) | I | TTL | UART module 0 Data Set Ready modem output control line. |
| UODTR | 103 | PP2 (1) | 0 | TTL | UART module 0 Data Terminal Ready modem status input signal. |
| UORI | 60 71 | PK7 (1) PM7 (1) | ļ | TTL | UART module 0 Ring Indicator modem status input signal. |
| UORTS | 29 120 | PH0 (1) PB5 (1) | 0 | TTL | UART module 0 Request to Send modem flow control output signal. |
| U0Rx | 33 | PA0 (1) | I | TTL | UART module 0 receive. |
| UOTx | 34 | PA1 (1) | 0 | TTL | UART module 0 transmit. |

Table 26-3. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type | Description |
|----------|------------|-----------------------------|----------|-------------|---|
| U1CTS | 104 108 | PP3 (1) PN1 (1) | I | TTL | UART module 1 Clear To Send modem flow control input signal. |
| U1DCD | 13 109 | PE2 (1) PN2 (1) | I | TTL | UART module 1 Data Carrier Detect modem status input signal. |
| U1DSR | 14 110 | PE1 (1) PN3 (1) | I | TTL | UART module 1 Data Set Ready modem output control line. |
| U1DTR | 12 111 | PE3 (1) PN4 (1) | 0 | TTL | UART module 1 Data Terminal Ready modem status input signal. |
| U1RI | 112 123 | PN5 (1) PE4 (1) | I | TTL | UART module 1 Ring Indicator modem status input signal. |
| U1RTS | 15 107 | PE0 (1) PN0 (1) | 0 | TTL | UART module 1 Request to Send modem flow control output line. |
| U1Rx | 95 102 | PB0 (1) PQ4 (1) | I | TTL | UART module 1 receive. |
| U1Tx | 96 | PB1 (1) | 0 | TTL | UART module 1 transmit. |
| U2CTS | 110 128 | PN3 (2) PD7 (1) | I | TTL | UART module 2 Clear To Send modem flow control input signal. |
| U2RTS | 109 127 | PN2 (2) PD6 (1) | 0 | TTL | UART module 2 Request to Send modem flow control output line. |
| U2Rx | 40 125 | PA6 (1) PD4 (1) | I | TTL | UART module 2 receive. |
| U2Tx | 41 126 | PA7 (1) PD5 (1) | 0 | TTL | UART module 2 transmit. |
| U3CTS | 106 112 | PP5 (1) PN5 (2) | I | TTL | UART module 3 Clear To Send modem flow control input signal. |
| U3RTS | 105 111 | PP4 (1) PN4 (2) | 0 | TTL | UART module 3 Request to Send modem flow control output line. |
| U3Rx | 37 116 | PA4 (1) PJ0 (1) | I | TTL | UART module 3 receive. |
| U3Tx | 38 117 | PA5 (1) PJ1 (1) | 0 | TTL | UART module 3 transmit. |
| U4CTS | 21 | PK3 (1) | I | TTL | UART module 4 Clear To Send modem flow control input signal. |
| U4RTS | 20 | PK2 (1) | 0 | TTL | UART module 4 Request to Send modem flow control output line. |
| U4Rx | 18 35 | PK0 (1) PA2 (1) | I | TTL | UART module 4 receive. |
| U4Tx | 19 36 | PK1 (1) PA3 (1) | 0 | TTL | UART module 4 transmit. |
| U5Rx | 23 | PC6 (1) | I | TTL | UART module 5 receive. |
| U5Tx | 22 | PC7 (1) | 0 | TTL | UART module 5 transmit. |
| U6Rx | 118 | PP0 (1) | I | TTL | UART module 6 receive. |
| U6Tx | 119 | PP1 (1) | 0 | TTL | UART module 6 transmit. |
| U7Rx | 25 | PC4 (1) | I | TTL | UART module 7 receive. |
| U7Tx | 24 | PC5 (1) | 0 | TTL | UART module 7 transmit. |
| USBOCLK | 92 | PB3 (14) | 0 | TTL | 60-MHz clock to the external PHY. |
| USB0D0 | 81 | PL0 (14) | I/O | TTL | USB data 0. |

Table 26-3. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type | Description |
|----------|---|--------------------------------|----------|-------------|---|
| USB0D1 | 82 | PL1 (14) | I/O | TTL | USB data 1. |
| USB0D2 | 83 | PL2 (14) | I/O | TTL | USB data 2. |
| USB0D3 | 84 | PL3 (14) | I/O | TTL | USB data 3. |
| USB0D4 | 85 | PL4 (14) | I/O | TTL | USB data 4. |
| USB0D5 | 86 | PL5 (14) | I/O | TTL | USB data 5. |
| USB0D6 | 106 | PP5 (14) | I/O | TTL | USB data 6. |
| USB0D7 | 105 | PP4 (14) | I/O | TTL | USB data 7. |
| USB0DIR | 104 | PP3 (14) | 0 | TTL | Indicates that the external PHY is able to accept data from the USB controller. |
| USBODM | 93 | PL7 | I/O | Analog | Bidirectional differential data pin (D- per USB specification) for USB0. |
| USBODP | 94 | PL6 | I/O | Analog | Bidirectional differential data pin (D+ per USB specification) for USB0. |
| USB0EPEN | 40 41 127 | PA6 (5) PA7 (11) PD6 (5) | 0 | TTL | Optionally used in Host mode to control an external power source to supply power to the USB bus. |
| USB0ID | 95 | PB0 | I | Analog | This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side). |
| USBONXT | 103 | PP2 (14) | 0 | TTL | Asserted by the external PHY to throttle all data types. |
| USB0PFLT | 41 128 | PA7 (5) PD7 (5) | I | TTL | Optionally used in Host mode by an external power source to indicate an error state by that power source. |
| USBOSTP | 91 | PB2 (14) | 0 | TTL | Asserted by the USB controller to signal the end of a USB transmit packet or register write operation. |
| USB0VBUS | 96 | PB1 | I/O | Analog | This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing. |
| VBAT | 68 | fixed | - | Power | Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply. |
| VDD | 7 16 26 28 39 47 51 52 69 79 90 101 113 | fixed | - | Power | Positive supply for I/O and some logic. |

Table 26-3. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Mux / Pin Assignment | Pin Type | Buffer Type | Description |
|----------|------------|-----------------------------|----------|-------------|---|
| VDDA | 8 | fixed | - | Power | The positive supply for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be supplied with a voltage that meets the specification in , regardless of system implementation. |
| VDDC | 87 115 | fixed | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. The voltage on this pin is 1.2 V and is supplied by the on-chip LDO. The VDDC pins should only be connected to each other and an external capacitor as specified in Table 27-15 on page 1834 . |
| VREFA+ | 9 | fixed | - | Analog | A reference voltage used to specify the voltage at which the ADC converts to a maximum value. This pin is used in conjunction with GNDA. The voltage that is applied to VREFA+ is the voltage with which an AINn signal is converted to 4095. The VREFA+ voltage is limited to the range specified in Table 27-44 on page 1861. |
| WAKE | 64 | fixed | I | TTL | An external input that brings the processor out of Hibernate mode when asserted. |
| XOSC0 | 66 | fixed | ı | Analog | Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a crystal or a 32.768-kHz oscillator for the Hibernation module RTC. |
| XOSC1 | 67 | fixed | 0 | Analog | Hibernation module oscillator crystal output. Leave unconnected when using a single-ended clock source. |

26.3 Signals by Function, Except for GPIO

Table 26-4. Signals by Function, Except for GPIO

| Function | Pin Name | Pin Number | Pin Type | Buffer Type | Description |
|--------------------|------------------|------------|----------|-------------|---|
| 1 | AIN0 | 12 | I | Analog | Analog-to-digital converter input 0. |
| | AIN1 | 13 | I | Analog | Analog-to-digital converter input 1. |
| ī | AIN2 | 14 | I | Analog | Analog-to-digital converter input 2. |
| i | AIN3 | 15 | I | Analog | Analog-to-digital converter input 3. |
| ī | AIN4 | 128 | I | Analog | Analog-to-digital converter input 4. |
| i | AIN5 | 127 | I | Analog | Analog-to-digital converter input 5. |
| Ī | AIN6 | 126 | I | Analog | Analog-to-digital converter input 6. |
| Ī | AIN7 | 125 | I | Analog | Analog-to-digital converter input 7. |
| Ī | AIN8 | 124 | I | Analog | Analog-to-digital converter input 8. |
| Ī | AIN9 | 123 | I | Analog | Analog-to-digital converter input 9. |
| Ī | AIN10 | 121 | I | Analog | Analog-to-digital converter input 10. |
| Ī | AIN11 | 120 | I | Analog | Analog-to-digital converter input 11. |
| ADC | AIN12 | 4 | I | Analog | Analog-to-digital converter input 12. |
| Ī | AIN13 | 3 | I | Analog | Analog-to-digital converter input 13. |
| Ī | AIN14 | 2 | I | Analog | Analog-to-digital converter input 14. |
| ī | AIN15 | 1 | I | Analog | Analog-to-digital converter input 15. |
| Ī | AIN16 | 18 | I | Analog | Analog-to-digital converter input 16. |
| Ī | AIN17 | 19 | I | Analog | Analog-to-digital converter input 17. |
| Ī | AIN18 | 20 | I | Analog | Analog-to-digital converter input 18. |
| Ī | AIN19 | 21 | I | Analog | Analog-to-digital converter input 19. |
| 7 | VREFA+ | 9 | - | Analog | A reference voltage used to specify the voltage at which the ADC converts to a maximum value. This pin is used in conjunction with GNDA. The voltage that is applied to VREFA+ is the voltage with which an AINn signal is converted to 4095. The VREFA+ voltage is limited to the range specified in Table 27-44 on page 1861. |
| (| C0+ | 23 | ļ | Analog | Analog comparator 0 positive input. |
| | C0- | 22 | I | Analog | Analog comparator 0 negative input. |
| | C00 | 1 83 | 0 | TTL | Analog comparator 0 output. |
| | C1+ | 24 | I | Analog | Analog comparator 1 positive input. |
| Analog Comparators | C1- | 25 | ļ | Analog | Analog comparator 1 negative input. |
| | C10 | 2 84 | 0 | TTL | Analog comparator 1 output. |
| | C2+ | 118 | I | Analog | Analog comparator 2 positive input. |
| | C2- | 119 | I | Analog | Analog comparator 2 negative input. |
| | C20 | 3 | 0 | TTL | Analog comparator 2 output. |
| (| CANORX | 33 | I | TTL | CAN module 0 receive. |
| Controller Area | | | _ | | 044 |
| Controller Area | CAN0Tx | 34 | 0 | TTL | CAN module 0 transmit. |
| Naturals | CAN0Tx CAN1Rx | 34 95 | I | TTL | CAN module 1 receive. |

Table 26-4. Signals by Function, Except for GPIO (continued)

| Function | Pin Name | Pin Number | Pin Type | Buffer Type | Description |
|----------|----------|------------|----------|-------------|---|
| | TRCLK | 45 | 0 | TTL | Trace clock. |
| | TRD0 | 44 | 0 | TTL | Trace data 0. |
| Core | TRD1 | 43 | 0 | TTL | Trace data 1. |
| | TRD2 | 42 | 0 | TTL | Trace data 2. |
| | TRD3 | 46 | 0 | TTL | Trace data 3. |
| | EN0LED0 | 42 63 | 0 | TTL | Ethernet 0 LED 0. |
| | ENOLED1 | 46 61 | 0 | TTL | Ethernet 0 LED 1. |
| | EN0LED2 | 43 62 | 0 | TTL | Ethernet 0 LED 2. |
| Ethernet | ENOPPS | 49 116 | 0 | TTL | Ethernet 0 Pulse-Per-Second (PPS) Output. |
| | ENORXIN | 53 | I/O | TTL | Ethernet PHY negative receive differential input. |
| | ENORXIP | 54 | I/O | TTL | Ethernet PHY positive receive differential input. |
| | ENOTXON | 56 | I/O | TTL | Ethernet PHY negative transmit differential output. |
| | ENOTXOP | 57 | I/O | TTL | Ethernet PHY positive transmit differential output. |
| | RBIAS | 59 | 0 | Analog | 4.87-kΩ resistor (1% precision) for Ethernet PHY. |

Table 26-4. Signals by Function, Except for GPIO (continued)

| Function | Pin Name | Pin Number | Pin Type | Buffer Type | Description |
|-------------------------------|----------|------------|----------|-------------|-------------------------|
| | EPI0S0 | 18 29 | I/O | TTL | EPI module 0 signal 0. |
| | EPI0S1 | 19 30 | I/O | TTL | EPI module 0 signal 1. |
| | EPI0S2 | 20 31 | I/O | TTL | EPI module 0 signal 2. |
| | EPI0S3 | 21 32 | I/O | TTL | EPI module 0 signal 3. |
| | EPI0S4 | 22 | I/O | TTL | EPI module 0 signal 4. |
| | EPI0S5 | 23 | I/O | TTL | EPI module 0 signal 5. |
| | EPI0S6 | 24 | I/O | TTL | EPI module 0 signal 6. |
| | EPI0S7 | 25 | I/O | TTL | EPI module 0 signal 7. |
| | EPIOS8 | 40 | I/O | TTL | EPI module 0 signal 8. |
| | EPI0S9 | 41 | I/O | TTL | EPI module 0 signal 9. |
| | EPIOS10 | 50 | I/O | TTL | EPI module 0 signal 10. |
| | EPI0S11 | 49 | I/O | TTL | EPI module 0 signal 11. |
| | EPI0S12 | 75 | I/O | TTL | EPI module 0 signal 12. |
| | EPIOS13 | 76 | I/O | TTL | EPI module 0 signal 13. |
| | EPIOS14 | 77 | I/O | TTL | EPI module 0 signal 14. |
| | EPI0S15 | 78 | I/O | TTL | EPI module 0 signal 15. |
| | EPIOS16 | 81 | I/O | TTL | EPI module 0 signal 16. |
| External Peripheral Interface | EPI0S17 | 82 | I/O | TTL | EPI module 0 signal 17. |
| | EPIOS18 | 83 | I/O | TTL | EPI module 0 signal 18. |
| | EPIOS19 | 84 | I/O | TTL | EPI module 0 signal 19. |
| | EPI0S20 | 5 | I/O | TTL | EPI module 0 signal 20. |
| | EPI0S21 | 6 | I/O | TTL | EPI module 0 signal 21. |
| | EPI0S22 | 11 | I/O | TTL | EPI module 0 signal 22. |
| | EPI0S23 | 27 | I/O | TTL | EPI module 0 signal 23. |
| | EPI0S24 | 60 | I/O | TTL | EPI module 0 signal 24. |
| | EPI0S25 | 61 | I/O | TTL | EPI module 0 signal 25. |
| | EPI0S26 | 85 | I/O | TTL | EPI module 0 signal 26. |
| | EPI0S27 | 91 | I/O | TTL | EPI module 0 signal 27. |
| | EPI0S28 | 92 | I/O | TTL | EPI module 0 signal 28. |
| | EPI0S29 | 103 109 | I/O | TTL | EPI module 0 signal 29. |
| | EPIOS30 | 104 110 | I/O | TTL | EPI module 0 signal 30. |
| | EPI0S31 | 62 | I/O | TTL | EPI module 0 signal 31. |
| | EPI0S32 | 63 | I/O | TTL | EPI module 0 signal 32. |
| | EPIOS33 | 86 | I/O | TTL | EPI module 0 signal 33. |
| | EPIOS34 | 111 | I/O | TTL | EPI module 0 signal 34. |
| | EPI0S35 | 112 | I/O | TTL | EPI module 0 signal 35. |

Table 26-4. Signals by Function, Except for GPIO (continued)

| Function | Pin Name | Pin Number | Pin Type | Buffer Type | Description |
|-----------------|----------|-----------------|----------|-------------|--|
| | TOCCP0 | 1 33 85 | I/O | TTL | 16/32-Bit Timer 0 Capture/Compare/PWM 0. |
| | TOCCP1 | 2 34 86 | I/O | TTL | 16/32-Bit Timer 0 Capture/Compare/PWM 1. |
| | T1CCP0 | 3 35 94 | I/O | TTL | 16/32-Bit Timer 1 Capture/Compare/PWM 0. |
| | T1CCP1 | 4 36 93 | I/O | TTL | 16/32-Bit Timer 1 Capture/Compare/PWM 1. |
| | T2CCP0 | 37 78 | I/O | TTL | 16/32-Bit Timer 2 Capture/Compare/PWM 0. |
| General-Purpose | T2CCP1 | 38 77 | I/O | TTL | 16/32-Bit Timer 2 Capture/Compare/PWM 1. |
| Timers | T3CCP0 | 40 76 125 | I/O | TTL | 16/32-Bit Timer 3 Capture/Compare/PWM 0. |
| | T3CCP1 | 41 75 126 | I/O | TTL | 16/32-Bit Timer 3 Capture/Compare/PWM 1. |
| | T4CCP0 | 74 95 127 | I/O | TTL | 16/32-Bit Timer 4 Capture/Compare/PWM 0. |
| | T4CCP1 | 73 96 128 | I/O | TTL | 16/32-Bit Timer 4 Capture/Compare/PWM 1. |
| | T5CCP0 | 72 91 | I/O | TTL | 16/32-Bit Timer 5 Capture/Compare/PWM 0. |
| | T5CCP1 | 71 92 | I/O | TTL | 16/32-Bit Timer 5 Capture/Compare/PWM 1. |

Table 26-4. Signals by Function, Except for GPIO (continued)

| Function | Pin Name | Pin Number | Pin Type | Buffer Type | Description |
|-----------|----------|-----------------|----------|-------------|--|
| | HIB | 65 | 0 | TTL | An output that indicates the processor is in Hibernate mode. |
| | RTCCLK | 24 60 104 | 0 | TTL | Buffered version of the Hibernation module's 32.768-kHz clock. This signal is not output when the part is in Hibernate mode and before being configured after power-on reset. |
| | TMPR0 | 71 | I/O | TTL | Tamper signal 0. |
| | TMPR1 | 72 | I/O | TTL | Tamper signal 1. |
| | TMPR2 | 73 | I/O | TTL | Tamper signal 2. |
| | TMPR3 | 74 | I/O | TTL | Tamper signal 3. |
| Hibernate | VBAT | 68 | - | Power | Power source for the Hibernation module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation module power-source supply. |
| | WAKE | 64 | I | TTL | An external input that brings the processor out of Hibernate mode when asserted. |
| | XOSC0 | 66 | I | Analog | Hibernation module oscillator crystal input or an external clock reference input. Note that this is either a crystal or a 32.768-kHz oscillator for the Hibernation module RTC. |
| | XOSC1 | 67 | 0 | Analog | Hibernation module oscillator crystal output. Leave unconnected when using a single-ended clock source. |

Table 26-4. Signals by Function, Except for GPIO (continued)

| Function | Pin Name | Pin Number | Pin Type | Buffer Type | Description |
|----------|----------|------------------|----------|-------------|--|
| | I2C0SCL | 91 | I/O | OD | I ² C module 0 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| | I2C0SDA | 92 | I/O | OD | I ² C module 0 data. |
| | I2C1SCL | 49 | I/O | OD | I ² C module 1 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| | I2C1SDA | 50 | I/O | OD | I ² C module 1 data. |
| | I2C2SCL | 82 106 112 | I/O | OD | I ² C module 2 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| | I2C2SDA | 81 111 | I/O | OD | I ² C module 2 data. |
| | I2C3SCL | 63 | I/O | OD | I ² C module 3 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| | I2C3SDA | 62 | I/O | OD | I ² C module 3 data. |
| | I2C4SCL | 61 | I/O | OD | I ² C module 4 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| | I2C4SDA | 60 | I/O | OD | I ² C module 4 data. |
| I2C | I2C5SCL | 95 121 | I/O | OD | I ² C module 5 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| | I2C5SDA | 96 120 | I/O | OD | I ² C module 5 data. |
| | I2C6SCL | 40 | I/O | OD | I ² C module 6 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| | I2C6SDA | 41 | I/O | OD | I ² C module 6 data. |
| | I2C7SCL | 1 37 | I/O | OD | I ² C module 7 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| | I2C7SDA | 2 38 | I/O | OD | I ² C module 7 data. |
| | I2C8SCL | 3 35 | I/O | OD | I ² C module 8 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| | I2C8SDA | 4 36 | I/O | OD | I ² C module 8 data. |
| | I2C9SCL | 33 | I/O | OD | I ² C module 9 clock. Note that this signal has an active pull-up. The corresponding port pin should not be configured as open drain. |
| | I2C9SDA | 34 | I/O | OD | I ² C module 9 data. |

Table 26-4. Signals by Function, Except for GPIO (continued)

| Function | Pin Name | Pin Number | Pin Type | Buffer Type | Description |
|--------------|----------|------------|----------|-------------|---|
| | SWCLK | 100 | I | TTL | JTAG/SWD CLK. |
| | SWDIO | 99 | I/O | TTL | JTAG TMS and SWDIO. |
| | SWO | 97 | 0 | TTL | JTAG TDO and SWO. |
| JTAG/SWD/SWO | TCK | 100 | I | TTL | JTAG/SWD CLK. |
| | TDI | 98 | I | TTL | JTAG TDI. |
| | TDO | 97 | 0 | TTL | JTAG TDO and SWO. |
| | TMS | 99 | I | TTL | JTAG TMS and SWDIO. |
| | M0FAULT0 | 46 | ļ | TTL | Motion Control Module 0 PWM Fault 0. |
| | M0FAULT1 | 61 | I | TTL | Motion Control Module 0 PWM Fault 1. |
| | M0FAULT2 | 60 | I | TTL | Motion Control Module 0 PWM Fault 2. |
| | M0FAULT3 | 81 | I | TTL | Motion Control Module 0 PWM Fault 3. |
| | MOPWMO | 42 | 0 | TTL | Motion Control Module 0 PWM 0. This signal is controlled by Module 0 PWM Generator 0. |
| | M0PWM1 | 43 | 0 | TTL | Motion Control Module 0 PWM 1. This signal is controlled by Module 0 PWM Generator 0. |
| PWM | M0PWM2 | 44 | 0 | TTL | Motion Control Module 0 PWM 2. This signal is controlled by Module 0 PWM Generator 1. |
| | M0PWM3 | 45 | 0 | TTL | Motion Control Module 0 PWM 3. This signal is controlled by Module 0 PWM Generator 1. |
| | MOPWM4 | 49 | 0 | TTL | Motion Control Module 0 PWM 4. This signal is controlled by Module 0 PWM Generator 2. |
| | MOPWM5 | 50 | 0 | TTL | Motion Control Module 0 PWM 5. This signal is controlled by Module 0 PWM Generator 2. |
| | M0PWM6 | 63 | 0 | TTL | Motion Control Module 0 PWM 6. This signal is controlled by Module 0 PWM Generator 3. |
| | MOPWM7 | 62 | 0 | TTL | Motion Control Module 0 PWM 7. This signal is controlled by Module 0 PWM Generator 3. |

Table 26-4. Signals by Function, Except for GPIO (continued)

| Function | Pin Name | Pin Number | Pin Type | Buffer Type | Description |
|----------|----------|---|----------|-------------|---|
| | GND | 17 48 55 58 80 114 | - | Power | Ground reference for logic and I/O pins. |
| | GNDA | 10 | - | Power | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. |
| Power | VDD | 7 16 26 28 39 47 51 52 69 79 90 101 113 | - | Power | Positive supply for I/O and some logic. |
| | VDDA | 8 | - | Power | The positive supply for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be supplied with a voltage that meets the specification in , regardless of system implementation. |
| | VDDC | 87 115 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. The voltage on this pin is 1.2 V and is supplied by the on-chip LDO. The VDDC pins should only be connected to each other and an external capacitor as specified in Table 27-15 on page 1834. |
| | IDX0 | 84 | I | TTL | QEI module 0 index. |
| QEI | PhA0 | 82 | I | TTL | QEI module 0 phase A. |
| | PhB0 | 83 | Ţ | TTL | QEI module 0 phase B. |

Table 26-4. Signals by Function, Except for GPIO (continued)

| Function | Pin Name | Pin Number | Pin Type | Buffer Type | Description |
|-------------------------|-----------|------------|----------|-------------|---|
| | SSI0Clk | 35 | I/O | TTL | SSI module 0 clock |
| | SSI0Fss | 36 | I/O | TTL | SSI module 0 frame signal |
| | SSI0XDAT0 | 37 | I/O | TTL | SSI Module 0 Bi-directional Data Pin 0 (SSIOTX in Legacy SSI Mode). |
| | SSI0XDAT1 | 38 | I/O | TTL | SSI Module 0 Bi-directional Data Pin 1 (SSIORX in Legacy SSI Mode). |
| | SSI0XDAT2 | 40 | I/O | TTL | SSI Module 0 Bi-directional Data Pin 2. |
| | SSI0XDAT3 | 41 | I/O | TTL | SSI Module 0 Bi-directional Data Pin 3. |
| | SSI1Clk | 120 | I/O | TTL | SSI module 1 clock. |
| | SSI1Fss | 121 | I/O | TTL | SSI module 1 frame signal. |
| | SSI1XDAT0 | 123 | I/O | TTL | SSI Module 1 Bi-directional Data Pin 0 (SSI1TX in Legacy SSI Mode). |
| | SSI1XDAT1 | 124 | I/O | TTL | SSI Module 1 Bi-directional Data Pin 1 (SSI1RX in Legacy SSI Mode). |
| | SSI1XDAT2 | 125 | I/O | TTL | SSI Module 1 Bi-directional Data Pin 2. |
| | SSI1XDAT3 | 126 | I/O | TTL | SSI Module 1 Bi-directional Data Pin 3. |
| SSI | SSI2Clk | 4 | I/O | TTL | SSI module 2 clock. |
| 331 | SSI2Fss | 3 | I/O | TTL | SSI module 2 frame signal. |
| | SSI2XDAT0 | 2 | I/O | TTL | SSI Module 2 Bi-directional Data Pin 0 (SSI2TX in Legacy SSI Mode). |
| | SSI2XDAT1 | 1 | I/O | TTL | SSI Module 2 Bi-directional Data Pin 1 (SSI2RX in Legacy SSI Mode). |
| | SSI2XDAT2 | 128 | I/O | TTL | SSI Module 2 Bi-directional Data Pin 2. |
| | SSI2XDAT3 | 127 | I/O | TTL | SSI Module 2 Bi-directional Data Pin 3. |
| | SSI3Clk | 5 45 | I/O | TTL | SSI module 3 clock. |
| | SSI3Fss | 6 44 | I/O | TTL | SSI module 3 frame signal. |
| | SSI3XDAT0 | 11 43 | I/O | TTL | SSI Module 3 Bi-directional Data Pin 0 (SSI3TX in Legacy SSI Mode). |
| | SSI3XDAT1 | 27 42 | I/O | TTL | SSI Module 3 Bi-directional Data Pin 1 (SSI3RX in Legacy SSI Mode). |
| | SSI3XDAT2 | 46 118 | I/O | TTL | SSI Module 3 Bi-directional Data Pin 2. |
| | SSI3XDAT3 | 119 | I/O | TTL | SSI Module 3 Bi-directional Data Pin 3. |
| | DIVSCLK | 102 | 0 | TTL | An optionally divided reference clock output based on a selected clock source. Note that this signal is not synchronized to the System Clock. |
| | NMI | 128 | I | TTL | Non-maskable interrupt. |
| System Control & Clocks | OSC0 | 88 | I | Analog | Main oscillator crystal input or an external clock reference input. |
| | osc1 | 89 | 0 | Analog | Main oscillator crystal output. Leave unconnected when using a single-ended clock source. |
| | RST | 70 | I | TTL | System reset input. |

Table 26-4. Signals by Function, Except for GPIO (continued)

| Function | Pin Name | Pin Number | Pin Type | Buffer Type | Description |
|----------|----------|-----------------|----------|-------------|---|
| | UOCTS | 30 74 121 | I | TTL | UART module 0 Clear To Send modem flow control input signal. |
| | U0DCD | 31 73 104 | I | TTL | UART module 0 Data Carrier Detect modem status input signal. |
| | U0DSR | 32 72 105 | I | TTL | UART module 0 Data Set Ready modem output control line. |
| | UODTR | 103 | 0 | TTL | UART module 0 Data Terminal Ready modem status input signal. |
| | UORI | 60 71 | I | TTL | UART module 0 Ring Indicator modem status input signal. |
| | UORTS | 29 120 | 0 | TTL | UART module 0 Request to Send modem flow control output signal. |
| | UORx | 33 | I | TTL | UART module 0 receive. |
| | U0Tx | 34 | 0 | TTL | UART module 0 transmit. |
| | U1CTS | 104 108 | I | TTL | UART module 1 Clear To Send modem flow control input signal. |
| | U1DCD | 13 109 | I | TTL | UART module 1 Data Carrier Detect modem status input signal. |
| | U1DSR | 14 110 | I | TTL | UART module 1 Data Set Ready modem output control line. |
| UART | U1DTR | 12 111 | 0 | TTL | UART module 1 Data Terminal Ready modem status input signal. |
| | U1RI | 112 123 | I | TTL | UART module 1 Ring Indicator modem status input signal. |
| | U1RTS | 15 107 | 0 | TTL | UART module 1 Request to Send modem flow control output line. |
| | U1Rx | 95 102 | I | TTL | UART module 1 receive. |
| | U1Tx | 96 | 0 | TTL | UART module 1 transmit. |
| | U2CTS | 110 128 | I | TTL | UART module 2 Clear To Send modem flow control input signal. |
| | U2RTS | 109 127 | 0 | TTL | UART module 2 Request to Send modem flow control output line. |
| | U2Rx | 40 125 | I | TTL | UART module 2 receive. |
| | U2Tx | 41 126 | 0 | TTL | UART module 2 transmit. |
| | U3CTS | 106 112 | I | TTL | UART module 3 Clear To Send modem flow control input signal. |
| | U3RTS | 105 111 | 0 | TTL | UART module 3 Request to Send modem flow control output line. |
| | U3Rx | 37 116 | I | TTL | UART module 3 receive. |
| | U3Tx | 38 117 | 0 | TTL | UART module 3 transmit. |
| | U4CTS | 21 | ı | TTL | |

Table 26-4. Signals by Function, Except for GPIO (continued)

| Function | Pin Name | Pin Number | Pin Type | Buffer Type | Description |
|----------|----------|-----------------|----------|-------------|---|
| | | | | | UART module 4 Clear To Send modem flow control input signal. |
| | U4RTS | 20 | 0 | TTL | UART module 4 Request to Send modem flow control output line. |
| | U4Rx | 18 35 | I | TTL | UART module 4 receive. |
| | U4Tx | 19 36 | 0 | TTL | UART module 4 transmit. |
| | U5Rx | 23 | I | TTL | UART module 5 receive. |
| | U5Tx | 22 | 0 | TTL | UART module 5 transmit. |
| | U6Rx | 118 | I | TTL | UART module 6 receive. |
| | U6Tx | 119 | 0 | TTL | UART module 6 transmit. |
| | U7Rx | 25 | I | TTL | UART module 7 receive. |
| | U7Tx | 24 | 0 | TTL | UART module 7 transmit. |
| | USB0CLK | 92 | 0 | TTL | 60-MHz clock to the external PHY. |
| | USB0D0 | 81 | I/O | TTL | USB data 0. |
| | USB0D1 | 82 | I/O | TTL | USB data 1. |
| | USB0D2 | 83 | I/O | TTL | USB data 2. |
| | USB0D3 | 84 | I/O | TTL | USB data 3. |
| | USB0D4 | 85 | I/O | TTL | USB data 4. |
| | USB0D5 | 86 | I/O | TTL | USB data 5. |
| | USB0D6 | 106 | I/O | TTL | USB data 6. |
| | USB0D7 | 105 | I/O | TTL | USB data 7. |
| | USB0DIR | 104 | 0 | TTL | Indicates that the external PHY is able to accept data from the USB controller. |
| | USB0DM | 93 | I/O | Analog | Bidirectional differential data pin (D- per USB specification) for USB0. |
| | USB0DP | 94 | I/O | Analog | Bidirectional differential data pin (D+ per USB specification) for USB0. |
| USB | USB0EPEN | 40 41 127 | 0 | TTL | Optionally used in Host mode to control an external power source to supply power to the USB bus. |
| | USB0ID | 95 | I | Analog | This signal senses the state of the USB ID signal. The USB PHY enables an integrated pull-up, and an external element (USB connector) indicates the initial state of the USB controller (pulled down is the A side of the cable and pulled up is the B side). |
| | USB0NXT | 103 | 0 | TTL | Asserted by the external PHY to throttle all data types. |
| | USB0PFLT | 41 128 | I | TTL | Optionally used in Host mode by an external power source to indicate an error state by that power source. |
| | USB0STP | 91 | 0 | TTL | Asserted by the USB controller to signal the end of a USB transmit packet or register write operation. |
| | USB0VBUS | 96 | I/O | Analog | This signal is used during the session request protocol. This signal allows the USB PHY to both sense the voltage level of VBUS, and pull up VBUS momentarily during VBUS pulsing. |

26.4 GPIO Pins and Alternate Functions

Table 26-5. GPIO Pins and Alternate Functions

| | | Analog | | | | Digital Fu | nction (G | PIOPCT | L PMCx B | it Field E | incoding) | þ | | |
|-----|-----|--|--------------|---------|--------|------------|-----------|--------|----------|------------|-----------|-----------|---------|-----------|
| Ю | Pin | or Special Function ^a | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 11 | 13 | 14 | 15 |
| PA0 | 33 | - | UORx | I2C9SCL | T0CCP0 | - | - | - | CAN0Rx | - | - | - | - | - |
| PA1 | 34 | - | UOTx | I2C9SDA | TOCCP1 | - | - | - | CANOTX | - | - | - | - | - |
| PA2 | 35 | - | U4Rx | I2C8SCL | T1CCP0 | - | - | - | - | - | - | - | - | SSI0Clk |
| PA3 | 36 | - | U4Tx | I2C8SDA | T1CCP1 | - | - | - | - | - | - | - | - | SSI0Fss |
| PA4 | 37 | - | U3Rx | I2C7SCL | T2CCP0 | - | - | - | - | - | - | - | - | SSI0XDAT0 |
| PA5 | 38 | - | U3Tx | I2C7SDA | T2CCP1 | - | - | - | - | - | - | - | - | SSI0XDAT1 |
| PA6 | 40 | - | U2Rx | I2C6SCL | T3CCP0 | - | USB0EPEN | - | - | - | - | SSI0XDAT2 | - | EPI0S8 |
| PA7 | 41 | - | U2Tx | I2C6SDA | T3CCP1 | - | USB0PFLT | - | - | - | USB0EPEN | SSI0XDAT3 | - | EPI0S9 |
| PB0 | 95 | USB0ID | U1Rx | I2C5SCL | T4CCP0 | - | - | - | CAN1Rx | - | - | - | - | - |
| PB1 | 96 | USB0VBUS | U1Tx | I2C5SDA | T4CCP1 | - | - | - | CAN1Tx | - | - | - | - | - |
| PB2 | 91 | - | - | I2C0SCL | T5CCP0 | - | - | - | - | - | - | - | USB0STP | EPI0S27 |
| PB3 | 92 | - | - | I2C0SDA | T5CCP1 | - | - | - | - | - | - | - | USB0CLK | EPI0S28 |
| PB4 | 121 | AIN10 | UOCTS | I2C5SCL | - | - | - | - | - | - | - | - | - | SSI1Fss |
| PB5 | 120 | AIN11 | U0RTS | I2C5SDA | - | - | - | - | - | - | - | - | - | SSI1Clk |
| PC0 | 100 | - | TCK SWCLK | - | - | - | - | - | - | - | - | - | - | - |
| PC1 | 99 | - | TMS SWDIO | - | - | - | - | - | - | - | - | - | - | - |
| PC2 | 98 | - | TDI | - | - | - | - | - | - | - | - | - | - | - |
| PC3 | 97 | - | TDO SWO | - | - | - | - | - | - | - | - | - | - | - |
| PC4 | 25 | C1- | U7Rx | - | - | - | - | - | - | - | - | - | - | EPI0S7 |
| PC5 | 24 | C1+ | U7Tx | - | - | - | - | - | RTCCLK | - | - | - | - | EPI0S6 |
| PC6 | 23 | C0+ | U5Rx | - | - | - | - | - | - | - | - | - | - | EPI0S5 |
| PC7 | 22 | C0- | U5Tx | - | - | - | - | - | - | - | - | - | - | EPI0S4 |
| PD0 | 1 | AIN15 | - | I2C7SCL | TOCCP0 | - | C00 | - | - | - | - | - | - | SSI2XDAT1 |
| PD1 | 2 | AIN14 | - | I2C7SDA | TOCCP1 | - | C10 | - | - | - | - | - | - | SSI2XDAT0 |
| PD2 | 3 | AIN13 | - | I2C8SCL | T1CCP0 | - | C20 | - | - | - | - | - | - | SSI2Fss |
| PD3 | 4 | AIN12 | - | I2C8SDA | T1CCP1 | - | - | - | - | - | - | - | - | SSI2Clk |
| PD4 | 125 | AIN7 | U2Rx | - | T3CCP0 | - | - | - | - | - | - | - | - | SSI1XDAT2 |
| PD5 | 126 | AIN6 | U2Tx | - | T3CCP1 | - | - | - | - | - | - | - | - | SSI1XDAT3 |
| PD6 | 127 | AIN5 | U2RTS | - | T4CCP0 | - | USB0EPEN | - | - | - | - | - | - | SSI2XDAT3 |
| PD7 | 128 | AIN4 | U2CTS | - | T4CCP1 | - | USB0PFLT | - | - | NMI | - | - | - | SSI2XDAT2 |
| PE0 | 15 | AIN3 | U1RTS | - | - | - | - | - | - | - | - | - | - | - |
| PE1 | 14 | AIN2 | U1DSR | - | - | - | - | - | - | - | - | - | - | - |
| PE2 | 13 | AIN1 | U1DCD | - | - | - | - | - | - | - | - | - | - | - |
| PE3 | 12 | AIN0 | U1DTR | - | - | - | - | - | - | - | - | - | - | - |
| PE4 | 123 | AIN9 | U1RI | - | - | - | - | - | - | - | - | - | - | SSI1XDAT0 |

Table 26-5. GPIO Pins and Alternate Functions (continued)

| | | Analog | | | | Digital Fu | nction (G | PIOPCTL | . PMCx B | it Field E | ncoding) | b | | |
|-----|-----|--|-------|---------|--------|------------|-----------|----------|----------|------------|----------|----|-----------|-----------|
| Ю | Pin | or Special Function ^a | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 11 | 13 | 14 | 15 |
| PE5 | 124 | AIN8 | - | - | - | - | - | - | - | - | - | - | - | SSI1XDAT1 |
| PF0 | 42 | - | - | - | - | - | ENOLEDO | морумо | - | - | - | - | SSI3XDAT1 | TRD2 |
| PF1 | 43 | - | - | - | - | - | EN0LED2 | M0PWM1 | - | - | - | - | SSI3XDAT0 | TRD1 |
| PF2 | 44 | - | - | - | - | - | - | M0PWM2 | - | - | - | - | SSI3Fss | TRD0 |
| PF3 | 45 | - | - | - | - | - | - | морwмз | - | - | - | - | SSI3Clk | TRCLK |
| PF4 | 46 | - | - | - | - | - | ENOLED1 | MOFAULTO | - | - | - | - | SSI3XDAT2 | TRD3 |
| PG0 | 49 | - | - | I2C1SCL | - | - | EN0PPS | MOPWM4 | - | - | - | - | - | EPI0S11 |
| PG1 | 50 | - | - | I2C1SDA | - | - | - | M0PWM5 | - | - | - | - | - | EPIOS10 |
| PH0 | 29 | - | UORTS | - | - | - | - | - | - | - | - | - | - | EPI0S0 |
| PH1 | 30 | - | UOCTS | - | - | - | - | - | - | - | - | - | - | EPI0S1 |
| PH2 | 31 | - | UODCD | - | - | - | - | - | - | - | - | - | - | EPI0S2 |
| PH3 | 32 | - | UODSR | - | - | - | - | - | - | - | - | - | - | EPI0S3 |
| PJ0 | 116 | - | U3Rx | - | - | - | EN0PPS | - | - | - | - | - | - | - |
| PJ1 | 117 | - | U3Tx | - | - | - | - | - | - | - | - | - | - | - |
| PK0 | 18 | AIN16 | U4Rx | - | - | - | - | - | - | - | - | - | - | EPI0S0 |
| PK1 | 19 | AIN17 | U4Tx | - | - | - | - | - | - | - | - | - | - | EPI0S1 |
| PK2 | 20 | AIN18 | U4RTS | - | - | - | - | - | - | - | - | - | - | EPI0S2 |
| PK3 | 21 | AIN19 | U4CTS | - | - | - | - | - | - | - | - | - | - | EPI0S3 |
| PK4 | 63 | - | - | I2C3SCL | - | - | ENOLEDO | M0PWM6 | - | - | - | - | - | EPI0S32 |
| PK5 | 62 | - | - | I2C3SDA | - | - | EN0LED2 | морwм7 | - | - | - | - | - | EPI0S31 |
| PK6 | 61 | - | - | I2C4SCL | - | - | ENOLED1 | MOFAULT1 | - | - | - | - | - | EPI0S25 |
| PK7 | 60 | - | UORI | I2C4SDA | - | - | RTCCLK | MOFAULT2 | - | - | - | - | - | EPI0S24 |
| PL0 | 81 | - | - | I2C2SDA | - | - | - | MOFAULT3 | - | - | - | - | USB0D0 | EPI0S16 |
| PL1 | 82 | - | - | I2C2SCL | - | - | - | PhA0 | - | - | - | - | USB0D1 | EPI0S17 |
| PL2 | 83 | - | - | - | - | - | C0o | PhB0 | - | - | - | - | USB0D2 | EPIOS18 |
| PL3 | 84 | - | - | - | - | - | C10 | IDX0 | - | - | - | - | USB0D3 | EPI0S19 |
| PL4 | 85 | - | - | - | T0CCP0 | - | - | - | - | - | - | - | USB0D4 | EPI0S26 |
| PL5 | 86 | - | - | - | T0CCP1 | - | - | - | - | - | - | - | USB0D5 | EPI0S33 |
| PL6 | 94 | USB0DP | - | - | T1CCP0 | - | - | - | - | - | - | - | - | - |
| PL7 | 93 | USB0DM | - | - | T1CCP1 | - | - | - | - | - | - | - | - | - |
| PM0 | 78 | - | - | - | T2CCP0 | - | - | - | - | - | - | - | - | EPI0S15 |
| PM1 | 77 | - | - | - | T2CCP1 | - | - | - | - | - | - | - | - | EPI0S14 |
| PM2 | 76 | - | - | - | T3CCP0 | - | - | - | - | - | - | - | - | EPI0S13 |
| РМ3 | 75 | - | - | - | T3CCP1 | - | - | - | - | - | - | - | - | EPIOS12 |
| PM4 | 74 | TMPR3 | UOCTS | - | T4CCP0 | - | - | - | - | - | - | - | - | - |
| PM5 | 73 | TMPR2 | UODCD | - | T4CCP1 | - | - | - | - | - | - | - | - | - |
| PM6 | 72 | TMPR1 | UODSR | - | T5CCP0 | - | - | - | - | - | - | - | - | - |
| PM7 | 71 | TMPR0 | UORI | - | T5CCP1 | - | - | - | - | - | - | - | - | - |
| PN0 | 107 | - | U1RTS | - | - | - | - | - | - | - | - | - | - | - |

Table 26-5. GPIO Pins and Alternate Functions (continued)

| | | Analog | | Digital Function (GPIOPCTL PMCx Bit Field Encoding) ^b | | | | | | | | | | |
|-----|-----|--|-------|--|---------|---|---|---|---------|---|----|----|-----------|-----------|
| Ю | Pin | or Special Function ^a | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 11 | 13 | 14 | 15 |
| PN1 | 108 | - | U1CTS | - | - | - | - | - | - | - | - | - | - | - |
| PN2 | 109 | - | U1DCD | U2RTS | - | - | - | - | - | - | - | - | - | EPI0S29 |
| PN3 | 110 | - | U1DSR | U2CTS | - | - | - | - | - | - | - | - | - | EPIOS30 |
| PN4 | 111 | - | U1DTR | U3RTS | I2C2SDA | - | - | - | - | - | - | - | - | EPI0S34 |
| PN5 | 112 | - | U1RI | U3CTS | I2C2SCL | - | - | - | - | - | - | - | - | EPI0S35 |
| PP0 | 118 | C2+ | U6Rx | - | - | - | - | - | - | - | - | - | - | SSI3XDAT2 |
| PP1 | 119 | C2- | U6Tx | - | - | - | - | - | - | - | - | - | - | SSI3XDAT3 |
| PP2 | 103 | - | UODTR | - | - | - | - | - | - | - | - | - | USB0NXT | EPI0S29 |
| PP3 | 104 | - | U1CTS | U0DCD | - | - | - | - | RTCCLK | - | - | - | USB0DIR | EPIOS30 |
| PP4 | 105 | - | U3RTS | U0DSR | - | - | - | - | - | - | - | - | USB0D7 | - |
| PP5 | 106 | - | U3CTS | I2C2SCL | - | - | - | - | - | - | - | - | USB0D6 | - |
| PQ0 | 5 | - | - | - | - | - | - | - | - | - | - | - | SSI3Clk | EPI0S20 |
| PQ1 | 6 | - | - | - | - | - | - | - | - | - | - | - | SSI3Fss | EPI0S21 |
| PQ2 | 11 | - | - | - | - | - | - | - | - | - | - | - | SSI3XDAT0 | EPI0S22 |
| PQ3 | 27 | - | - | - | - | - | - | - | - | - | - | - | SSI3XDAT1 | EPI0S23 |
| PQ4 | 102 | - | U1Rx | - | - | - | - | - | DIVSCLK | - | - | - | - | - |

a. The TMPRn signals are digital signals enabled and configured by the Hibernation module. All other signals listed in this column are analog signals.

b. The digital signals that are shaded gray are the power-on default values for the corresponding GPIO pin. Encodings 9, 10, and 12 are not used on this device.

26.5 Possible Pin Assignments for Alternate Functions

Table 26-6. Possible Pin Assignments for Alternate Functions

| # of Possible Assignments | Alternate Function | GPIO Function |
|---------------------------|--------------------|---------------|
| | AIN0 | PE3 |
| | AIN1 | PE2 |
| | AIN10 | PB4 |
| | AIN11 | PB5 |
| | AIN12 | PD3 |
| | AIN13 | PD2 |
| | AIN14 | PD1 |
| | AIN15 | PD0 |
| | AIN16 | PK0 |
| | AIN17 | PK1 |
| | AIN18 | PK2 |
| | AIN19 | PK3 |
| | AIN2 | PE1 |
| | AIN3 | PE0 |
| | AIN4 | PD7 |
| | AIN5 | PD6 |
| | AIN6 | PD5 |
| | AIN7 | PD4 |
| | AIN8 | PE5 |
| one | AIN9 | PE4 |
| | C0+ | PC6 |
| | C0- | PC7 |
| | C1+ | PC5 |
| | C1- | PC4 |
| | C2+ | PP0 |
| | C2 - | PP1 |
| | C20 | PD2 |
| | CANORX | PA0 |
| | CANOTX | PA1 |
| | CAN1Rx | PB0 |
| | CAN1Tx | PB1 |
| | DIVSCLK | PQ4 |
| | EPIOS10 | PG1 |
| | EPIOS11 | PG0 |
| | EPIOS12 | PM3 |
| | EPIOS13 | PM2 |
| | EPIOS14 | PM1 |
| | EPIOS15 | PM0 |
| | EPIOS16 | PL0 |

Table 26-6. Possible Pin Assignments for Alternate Functions (continued)

| # of Possible Assignments | Alternate Function | GPIO Function |
|---------------------------|--------------------|---------------|
| | EPIOS17 | PL1 |
| | EPIOS18 | PL2 |
| | EPIOS19 | PL3 |
| | EPI0S20 | PQ0 |
| | EPI0S21 | PQ1 |
| | EPI0S22 | PQ2 |
| | EPI0S23 | PQ3 |
| | EPI0S24 | PK7 |
| | EPI0S25 | PK6 |
| | EPI0S26 | PL4 |
| | EPI0S27 | PB2 |
| | EPI0S28 | PB3 |
| | EPI0S31 | PK5 |
| | EPI0S32 | PK4 |
| | EPI0S33 | PL5 |
| | EPI0S34 | PN4 |
| | EPI0S35 | PN5 |
| | EPI0S4 | PC7 |
| | EPI0S5 | PC6 |
| | EPIOS6 | PC5 |
| | EPIOS7 | PC4 |
| | EPIOS8 | PA6 |
| | EPI0S9 | PA7 |
| | I2C0SCL | PB2 |
| | I2C0SDA | PB3 |
| | I2C1SCL | PG0 |
| | I2C1SDA | PG1 |
| | I2C3SCL | PK4 |
| | I2C3SDA | PK5 |
| | I2C4SCL | PK6 |
| | I2C4SDA | PK7 |
| | I2C6SCL | PA6 |
| | I2C6SDA | PA7 |
| | I2C9SCL | PA0 |
| | I2C9SDA | PA1 |
| | IDX0 | PL3 |
| | M0FAULT0 | PF4 |
| | M0FAULT1 | PK6 |
| | M0FAULT2 | PK7 |
| | M0FAULT3 | PL0 |
| | MOPWMO | PF0 |

Table 26-6. Possible Pin Assignments for Alternate Functions (continued)

| # of Possible Assignments | Alternate Function | GPIO Function |
|---------------------------|--------------------|---------------|
| | M0PWM1 | PF1 |
| | M0PWM2 | PF2 |
| | MOPWM3 | PF3 |
| | MOPWM4 | PG0 |
| | M0PWM5 | PG1 |
| | MOPWM6 | PK4 |
| | MOPWM7 | PK5 |
| | NMI | PD7 |
| | PhA0 | PL1 |
| | PhB0 | PL2 |
| | SSIOClk | PA2 |
| | SSIOFss | PA3 |
| | SSI0XDAT0 | PA4 |
| | SSI0XDAT1 | PA5 |
| | SSI0XDAT2 | PA6 |
| | SSI0XDAT3 | PA7 |
| | SSI1Clk | PB5 |
| | SSI1Fss | PB4 |
| | SSI1XDAT0 | PE4 |
| | SSI1XDAT1 | PE5 |
| | SSI1XDAT2 | PD4 |
| | SSI1XDAT3 | PD5 |
| | SSI2Clk | PD3 |
| | SSI2Fss | PD2 |
| | SSI2XDAT0 | PD1 |
| | SSI2XDAT1 | PD0 |
| | SSI2XDAT2 | PD7 |
| | SSI2XDAT3 | PD6 |
| | SSI3XDAT3 | PP1 |
| | SWCLK | PC0 |
| | SWDIO | PC1 |
| | SWO | PC3 |
| | TCK | PC0 |
| | TDI | PC2 |
| | TDO | PC3 |
| | TMPR0 | PM7 |
| | TMPR1 | PM6 |
| | TMPR2 | PM5 |
| | TMPR3 | PM4 |
| | TMS | PC1 |
| | TRCLK | PF3 |
| F | + | |

Table 26-6. Possible Pin Assignments for Alternate Functions (continued)

| # of Possible Assignments | Alternate Function | GPIO Function |
|---------------------------|--------------------|---------------|
| | TRD0 | PF2 |
| | TRD1 | PF1 |
| | TRD2 | PF0 |
| | TRD3 | PF4 |
| | UODTR | PP2 |
| | UORx | PA0 |
| | UOTx | PA1 |
| | U1Tx | PB1 |
| | U4CTS | PK3 |
| | U4RTS | PK2 |
| | U5Rx | PC6 |
| | U5Tx | PC7 |
| | U6Rx | PP0 |
| | U6Tx | PP1 |
| | U7Rx | PC4 |
| | U7Tx | PC5 |
| | USBOCLK | PB3 |
| | USB0D0 | PL0 |
| | USB0D1 | PL1 |
| | USB0D2 | PL2 |
| | USB0D3 | PL3 |
| | USB0D4 | PL4 |
| | USB0D5 | PL5 |
| | USB0D6 | PP5 |
| | USB0D7 | PP4 |
| | USBODIR | PP3 |
| | USBODM | PL7 |
| | USB0DP | PL6 |
| | USB0ID | PB0 |
| | USBONXT | PP2 |
| | USBOSTP | PB2 |
| | USB0VBUS | PB1 |

Table 26-6. Possible Pin Assignments for Alternate Functions (continued)

| # of Possible Assignments | Alternate Function | GPIO Function |
|---------------------------|--------------------|---------------|
| | C0o | PD0 PL2 |
| | C10 | PD1 PL3 |
| | EN0LED0 | PF0 PK4 |
| | ENOLED1 | PF4 PK6 |
| | EN0LED2 | PF1 PK5 |
| | ENOPPS | PG0 PJ0 |
| | EPI0S0 | PH0 PK0 |
| | EPIOS1 | PH1 PK1 |
| | EPI0S2 | PH2 PK2 |
| | EPI0S29 | PN2 PP2 |
| | EPIOS3 | PH3 PK3 |
| | EPI0S30 | PN3 PP3 |
| | I2C2SDA | PL0 PN4 |
| | I2C5SCL | PB0 PB4 |
| | I2C5SDA | PB1 PB5 |
| | I2C7SCL | PA4 PD0 |
| | I2C7SDA | PA5 PD1 |
| | I2C8SCL | PA2 PD2 |
| | I2C8SDA | PA3 PD3 |
| | SSI3Clk | PF3 PQ0 |
| two | SSI3Fss | PF2 PQ1 |
| | SSI3XDAT0 | PF1 PQ2 |
| | SSI3XDAT1 | PF0 PQ3 |
| | SSI3XDAT2 | PF4 PP0 |
| | T2CCP0 | PA4 PM0 |
| | T2CCP1 | PA5 PM1 |
| | T5CCP0 | PB2 PM6 |
| | T5CCP1 | PB3 PM7 |
| | UORI | PK7 PM7 |
| | UORTS | PB5 PH0 |
| | U1CTS | PN1 PP3 |
| | U1DCD | PE2 PN2 |
| | U1DSR | PE1 PN3 |
| | U1DTR | PE3 PN4 |
| | U1RI | PE4 PN5 |
| | U1RTS | PE0 PN0 |
| | U1Rx | PB0 PQ4 |
| | U2CTS | PD7 PN3 |
| | U2RTS | PD6 PN2 |
| | U2Rx | PA6 PD4 |
| - | U2Tx | PA7 PD5 |

Table 26-6. Possible Pin Assignments for Alternate Functions (continued)

| # of Possible Assignments | Alternate Function | GPIO Function |
|---------------------------|--------------------|---------------|
| | U3CTS | PN5 PP5 |
| | U3RTS | PN4 PP4 |
| | U3Rx | PA4 PJ0 |
| | U3Tx | PA5 PJ1 |
| | U4Rx | PA2 PK0 |
| | U4Tx | PA3 PK1 |
| | USBOPFLT | PA7 PD7 |
| | I2C2SCL | PL1 PN5 PP5 |
| | RTCCLK | PC5 PK7 PP3 |
| | T0CCP0 | PA0 PD0 PL4 |
| | T0CCP1 | PA1 PD1 PL5 |
| | T1CCP0 | PA2 PD2 PL6 |
| | T1CCP1 | PA3 PD3 PL7 |
| three | T3CCP0 | PA6 PD4 PM2 |
| unee | T3CCP1 | PA7 PD5 PM3 |
| | T4CCP0 | PB0 PD6 PM4 |
| | T4CCP1 | PB1 PD7 PM5 |
| | UOCTS | PB4 PH1 PM4 |
| | UODCD | PH2 PM5 PP3 |
| | UODSR | PH3 PM6 PP4 |
| | USB0EPEN | PA6 PA7 PD6 |

26.6 Connections for Unused Signals

Table 26-7 on page 1816 shows how to handle signals for functions that are not used in a particular system implementation for devices that are in a 128-pin TQFP package. Two options are shown in the table: an acceptable practice and a preferred practice for reduced power consumption and improved EMC characteristics. If a module is not used in a system, and its inputs are grounded, it is important that the clock to the module is never enabled by setting the corresponding bit in the **RCGCx** register.

Table 26-7. Connections for Unused Signals (128-Pin TQFP)

| Function | Signal Name | Pin Number | Acceptable Practice | Preferred Practice | |
|----------|------------------|------------|--|--------------------|--|
| ADC | VREFA+ | 9 | VDDA | VDDA | |
| | ENORXIN | 53 | NC | NC | |
| | ENORXIP | 54 | NC | NC | |
| Ethernet | ENOTXON | 56 | NC | NC | |
| | ENOTXOP | 57 | NC | NC | |
| | RBIAS | 59 | Connect to ground through 4.87K resistor | NC ^a | |
| | PA1(UARTOTX) | 34 | NC | GND ^b | |
| GPIO | PA4 (SSIOXDATO) | 37 | NC | GND ^c | |
| | All unused GPIOs | - | NC | GND | |