PRODUCT PREVIEW

3 TO 8 LINE DECODER LATCH

DESCRIPTION

The M54/74HC237 is a high speed CMOS 3 TO 8 LINE DECODER LATCH fabricated in silicon gate


C2MOS technology.


It has the same high speed performance of LSTTL combined with true CMOS low power consumption. When LE goes from low to high, the address present at the select inputs (A0, A1, A2) is stored in the latches. As long as LE remains high no address changes will be recognized. Output enable controls, CS1 and CS2 control the state of the outputs independantly of the select or latch-enable inputs. All of the outputs are low unless CS1 is high and CS2 is low. The 'HC237 is ideally suited for the implementation of glitch-free decoders in storedaddress applications in bus oriented systems.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES

- · Low Power Dissipation $I_{CC} = 4 \mu A \text{ (Max.)} \text{ at } T_A = 25^{\circ}\text{C}$
- · High Noise Immunity $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min.)
- · Output Drive Capability
- 10 LSTTL Loads Symmetrical Output Impedance
- $|I_{OH}| = I_{OL} = 4 \text{ mA (Min.)}$ Balanced Propagation Delays
- tpi + tphL Wide Operating Voltage Range
- V_{CC} (opr) = 2V to 6V
- Pin and Function compatible with 54/74LS237









TRUTH TABLE

		INP	UTS			OUTPUTS							
LE	CS ₁	CS ₂	A ₂	A ₁	A ₀	Y ₀	Υ1	Y ₂	Y3	Y ₄	Y ₅	Y ₆	Y ₇
Х	Х	Н	Х	×	x	L	L	L	L	L	L	L	L
Х	L	Х	Х	х	х	L	L	L	L	L	L	L	L
L	Н	L	L	L	L	Н	L	L	L	L	L	L	L
L	Н	L	L	L	Н	L	Н	L	L	L	L	L	L
L	Н	L	L	Н	L	L	L_	Н	L	L	L	L	L
L	н	L	L	Н	Н	L	L	L	Н	L	L	L	L
L	Н	L	Н	L	L	L	L	L	L	н	L	L	L
L	Н	L	Н	L	Н	L	L	L	L	L	н	L_	L
L	Н	L	Н	н	L	L	L	L	L	L	L	Н	L
L	Н	L	Н	Н	н	L	L	L	L	L	L	L	н
Н	Н	L	Х	х	X	*	*	*	*	*		*	

X = Don't care

Depends upon the select data previously, applied while LE was at a logic low.