Skip to content
View lcaioporto's full-sized avatar
6 followers · 7 following

Achievements

Achievement: QuickdrawAchievement: Pull Shark

Achievements

Achievement: QuickdrawAchievement: Pull Shark

Highlights

  • Pro

Block or report lcaioporto

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
lcaioporto/README.md

Caio Porto 😄

  • 🖥 Computer Engineering student (UNICAMP)

  • 💻 Currently working as a DevOps Engineer (Bosch Sensortec)

  • 📊 Researching AI and Data Science applied to Finance (H.IAAC)

📚 Stack

Pinned Loading

  1. Financial-investment Financial-investment Public

    This repository provides the source code for a financial calculator Web API. The program is made to provide a basic and simplified long-term finance plan using fixed-income investments.

    Python

  2. Assembly_RISC-V Assembly_RISC-V Public

    Applications developed during the Basic Organization Computers L. Assembly course in Assembly RISC-V and C language.

    Assembly

  3. lcardosott/greatGrades lcardosott/greatGrades Public

    Projeto Final mc322

    Java

  4. Data_structures Data_structures Public

    Work done in the C language applying data structures during an course at IC-UNICAMP. Each lab was designed to solve a specific problem using programming techniques, TAD, and Data Structures (Binary…

    C

  5. Vehicle-insurance-company Vehicle-insurance-company Public

    Study of Object Oriented Programming using the Java language during an course at IC-UNICAMP. Software development for an Insurance Company.

    Java

  6. paint-verilog-project paint-verilog-project Public

    Forked from ic-unicamp/2024s1-mc613-projeto-triunvirato

    Digital Circuits Laboratory final project. Implementation of a "Paint" using Verilog. Prerequisites to use is an FPGA board and VGA cable.

    Verilog