# **Team ID:**

Student1 ID name: B05502145 Student2 ID name: B05901065

	D7	TI agtagam.						
RTL category								
Design Stage	File	Description						
RTL Simulation	MEMC.v	Verilog (or VHDL) synthesizable RTL code						
Gate-Level category								
Design Stage	ge File Description							
Pre-layout	MEMC syn.v	Verilog gate-level netlist generated by Synopsys						
Gate-level		Design Compiler						
Simulation	MEMC_syn.sdf Pre-layout gate-level sdf							
Physical category								
Design Stage	File	Description						
P&R	DBS.tar	archive of the design database directory						
	MEMC_pr.gds	GDSII layout						
		Attach the screenshot of streamout gds below below						
		this table						
	0	Number of DRC error(s)						
		Attach the screenshot below this table						
	O	Number of LVS error(s)						
		Attach the screenshot below this table						
Post-layout		Verilog gate-level netlist generated by Cadence						
Gate-level	MEMC_pr.v	Encounter or Synopsys IC Compiler						
Simulation	MEMC_pr.sdf	Post-layout gate-level sdf						


Post-route Setup time screenshot:

timeDesign Summary								
Setup views included av_func_mode_max	ded:							
Setup mode		all	regí	2reg	in2reg	reg2out	in2out	default
WNS (r   TNS (r   Violating Pat   All Pat	ns):  ths:	0.000 0	0.0	955 900 9 43	3.296   0.000   0   3457		N/A   N/A   N/A   N/A	0.000     0.000     0
DRVs -	Real				į	Total		
	Nr nets(terms)   Worst Vi			st Vio	Nr nets(t			
max_cap max_tran max_fanout max_length	0 (0) 0 (0) 0 (0) 0 (0)			0.000     0.000     0		0 (0)   0 (0)   0 (0)   0 (0)		
Density: 65.082% (100.000% w Total number of gl			ns: 0					

### Post-route Hold time screenshot:

timeDesign Summary								
Hold views included: av_func_mode_max								
Hold mode	all	reg2reg	in2reg	reg2out	in2out	default		
WNS (ns):    TNS (ns):    Violating Paths:    All Paths:	0.326 0.000 0 6873	0.428 0.000 0 3443	0.326   0.000   0   3457	1.165   0.000   0   15	N/A N/A N/A N/A	0.000     0.000     0		
Density: 65.082%						,,,,,,,,,		

Stream out GDS screenshot:



### DRC report screenshot:

#### LVS report screenshot:

```
innovus 1> VERIFY CONNECTIVITY use new engine.
****** Start: VERIFY CONNECTIVITY ******
Start Time: Tue Jan 14 00:22:35 2020
Design Name: MEMC
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (1024.8800, 1010.6500)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 00:22:36 **** Processed 5000 nets.
**** 00:22:37 **** Processed 10000 nets.
**** 00:22:37 **** Processed 15000 nets.
**** 00:22:37 **** Processed 20000 nets.
**** 00:22:38 **** Processed 25000 nets.
**** 00:22:38 **** Processed 30000 nets.
**** 00:22:39 **** Processed 35000 nets.
**** 00:22:39 **** Processed 40000 nets.
Begin Summary
 Found no problems or warnings.
End Summary
End Time: Tue Jan 14 00:22:40 2020
Time Elapsed: 0:00:05.0
****** End: VERIFY CONNECTIVITY *******
  Verification Complete: 0 Viols. 0 Wrngs.
  (CPU Time: 0:00:05.1 MEM: -0.473M)
```

Annotation (optional, for TA to reproduce you design easily):

Briefly explain your design and the problem you encounter:

#### • RTL design:

Our algorithms calculate 8x8 blocks in order.

We apply the hexagon searching algorithm to find the best matched block.

SRAM read current frame and write previous frame can be done in the same time, and it can save a lot of time.

SAD calculation has been pipelined so it can run faster.

RTL problem:

• RTL encountered problem:

Tackle with boundary conditions is difficult and might easily cause overflow problem.

• Synthesis encountered problem:

Pipelining critical path in our design is difficult, need to keep fixing RTL code and resynthesis.

Compile ultra may have slack 0 but need to pass the test bench for much more times than the time specified in sdc file.

## • APR encountered problem:

NanoRoute may encounter cut short problem, add blockage and reroute to fixed the DRC.