-
Notifications
You must be signed in to change notification settings - Fork 276
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
[Seq] Merge Seq-to-SV lowering passes #5901
Conversation
f09aafc
to
77cb9f2
Compare
Looks like there's an unintended LLVM bump in here https://github.com/llvm/circt/pull/5901/files#diff-ef5a927f5a4ae8bdfa7d187079fa7b2aabc8d72ce219c564f78c9498ff59d2f9 |
4a729f7
to
96c5604
Compare
77cb9f2
to
f18b820
Compare
Sorry about that, should have rebased unto master after bumping LLVM. |
96c5604
to
9fbbfd8
Compare
f18b820
to
c55e33d
Compare
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
LGTM! Thanks for merging these passes. Does this fix #5639?
The pattern rewriter can be applied alongside the FIR register lowering transforms to eliminate the need for two separate passes.
c55e33d
to
06431c1
Compare
Not fully. Some FIFO or HLMem lowerings remain. |
The pattern rewriter can be applied alongside the FIR register lowering transforms to eliminate the need for two separate passes.
The pattern rewriter can be applied alongside the FIR register lowering transforms to eliminate the need for two separate passes.
This is done in order to create a centralized place where all clock ops that will use a dedicated clock time will be lowered (See #5851).