@@ -1118,20 +1118,6 @@ static bool cores_match(const ArchSpec::Core core1, const ArchSpec::Core core2,
1118
1118
return true ;
1119
1119
break ;
1120
1120
1121
- case ArchSpec::eCore_arm_armv6m:
1122
- if (!enforce_exact_match) {
1123
- if (core2 == ArchSpec::eCore_arm_generic)
1124
- return true ;
1125
- if (core2 == ArchSpec::eCore_arm_armv7em)
1126
- return true ;
1127
- if (core2 == ArchSpec::eCore_arm_armv7)
1128
- return true ;
1129
- if (core2 == ArchSpec::eCore_arm_armv6m)
1130
- return true ;
1131
- try_inverse = false ;
1132
- }
1133
- break ;
1134
-
1135
1121
case ArchSpec::kCore_hexagon_any :
1136
1122
if ((core2 >= ArchSpec::kCore_hexagon_first &&
1137
1123
core2 <= ArchSpec::kCore_hexagon_last ) ||
@@ -1140,8 +1126,9 @@ static bool cores_match(const ArchSpec::Core core1, const ArchSpec::Core core2,
1140
1126
break ;
1141
1127
1142
1128
// v. https://en.wikipedia.org/wiki/ARM_Cortex-M#Silicon_customization
1143
- // Cortex-M0 - ARMv6-M - armv6m Cortex-M3 - ARMv7-M - armv7m Cortex-M4 -
1144
- // ARMv7E-M - armv7em
1129
+ // Cortex-M0 - ARMv6-M - armv6m
1130
+ // Cortex-M3 - ARMv7-M - armv7m
1131
+ // Cortex-M4 - ARMv7E-M - armv7em
1145
1132
case ArchSpec::eCore_arm_armv7em:
1146
1133
if (!enforce_exact_match) {
1147
1134
if (core2 == ArchSpec::eCore_arm_generic)
@@ -1157,8 +1144,9 @@ static bool cores_match(const ArchSpec::Core core1, const ArchSpec::Core core2,
1157
1144
break ;
1158
1145
1159
1146
// v. https://en.wikipedia.org/wiki/ARM_Cortex-M#Silicon_customization
1160
- // Cortex-M0 - ARMv6-M - armv6m Cortex-M3 - ARMv7-M - armv7m Cortex-M4 -
1161
- // ARMv7E-M - armv7em
1147
+ // Cortex-M0 - ARMv6-M - armv6m
1148
+ // Cortex-M3 - ARMv7-M - armv7m
1149
+ // Cortex-M4 - ARMv7E-M - armv7em
1162
1150
case ArchSpec::eCore_arm_armv7m:
1163
1151
if (!enforce_exact_match) {
1164
1152
if (core2 == ArchSpec::eCore_arm_generic)
@@ -1173,6 +1161,24 @@ static bool cores_match(const ArchSpec::Core core1, const ArchSpec::Core core2,
1173
1161
}
1174
1162
break ;
1175
1163
1164
+ // v. https://en.wikipedia.org/wiki/ARM_Cortex-M#Silicon_customization
1165
+ // Cortex-M0 - ARMv6-M - armv6m
1166
+ // Cortex-M3 - ARMv7-M - armv7m
1167
+ // Cortex-M4 - ARMv7E-M - armv7em
1168
+ case ArchSpec::eCore_arm_armv6m:
1169
+ if (!enforce_exact_match) {
1170
+ if (core2 == ArchSpec::eCore_arm_generic)
1171
+ return true ;
1172
+ if (core2 == ArchSpec::eCore_arm_armv7em)
1173
+ return true ;
1174
+ if (core2 == ArchSpec::eCore_arm_armv7)
1175
+ return true ;
1176
+ if (core2 == ArchSpec::eCore_arm_armv6m)
1177
+ return true ;
1178
+ try_inverse = false ;
1179
+ }
1180
+ break ;
1181
+
1176
1182
case ArchSpec::eCore_arm_armv7f:
1177
1183
case ArchSpec::eCore_arm_armv7k:
1178
1184
case ArchSpec::eCore_arm_armv7s:
0 commit comments