Skip to content

Commit

Permalink
[RISCV] Remove unused classes VPseudoTernary, VPseudoTernaryNoMaskNoP…
Browse files Browse the repository at this point in the history
…olicy, and VPseudoConversionW_V

These classes are dead and can be removed.

Differential Revision: https://reviews.llvm.org/D155634
  • Loading branch information
michaelmaitland committed Jul 18, 2023
1 parent 4d4e18f commit be6380f
Showing 1 changed file with 0 additions and 29 deletions.
29 changes: 0 additions & 29 deletions llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
Original file line number Diff line number Diff line change
Expand Up @@ -3220,29 +3220,6 @@ multiclass VPseudoVNSHT_WV_WX_WI {
}
}

multiclass VPseudoTernary<VReg RetClass,
RegisterClass Op1Class,
DAGOperand Op2Class,
LMULInfo MInfo,
string Constraint = ""> {
let VLMul = MInfo.value in {
def "_" # MInfo.MX : VPseudoTernaryNoMask<RetClass, Op1Class, Op2Class, Constraint>;
def "_" # MInfo.MX # "_MASK" : VPseudoBinaryMask<RetClass, Op1Class, Op2Class, Constraint>;
}
}

multiclass VPseudoTernaryNoMaskNoPolicy<VReg RetClass,
RegisterClass Op1Class,
DAGOperand Op2Class,
LMULInfo MInfo,
string Constraint = ""> {
let VLMul = MInfo.value in {
def "_" # MInfo.MX : VPseudoTernaryNoMask<RetClass, Op1Class, Op2Class, Constraint>;
def "_" # MInfo.MX # "_MASK" : VPseudoBinaryMaskPolicy<RetClass, Op1Class, Op2Class,
Constraint>;
}
}

multiclass VPseudoTernaryWithTailPolicy<VReg RetClass,
RegisterClass Op1Class,
DAGOperand Op2Class,
Expand Down Expand Up @@ -3808,12 +3785,6 @@ multiclass VPseudoVCVTF_RM_V {
}
}

multiclass VPseudoConversionW_V {
defvar constraint = "@earlyclobber $rd";
foreach m = MxListW in
defm _V : VPseudoConversion<m.wvrclass, m.vrclass, m, constraint>;
}

multiclass VPseudoVWCVTI_V {
defvar constraint = "@earlyclobber $rd";
foreach m = MxListFW in {
Expand Down

0 comments on commit be6380f

Please sign in to comment.