Skip to content

This project consists in: Creating an IPCore using ISE LogicCORE tool. Creating a Top Level Wrapper to include such CORE. Writing a proper Testbench to ‘verify’ that the CORE works correctly. Providing a readable WAVEFORMS Configuration.

Notifications You must be signed in to change notification settings

luca-digrazia/VHDL_mini_assignment

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

4 Commits
 
 
 
 

Repository files navigation

mini_assignment

This project consists in:

  • Creating an IPCore using ISE LogicCORE tool.
  • Creating a Top Level Wrapper to include such CORE.
  • Writing a proper Testbench to ‘verify’ that the CORE works correctly.
  • Providing a readable WAVEFORMS Configuration.

About

This project consists in: Creating an IPCore using ISE LogicCORE tool. Creating a Top Level Wrapper to include such CORE. Writing a proper Testbench to ‘verify’ that the CORE works correctly. Providing a readable WAVEFORMS Configuration.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages