DECA

Section	Title	Page
01.0	**Design Introduction**	
1.01	Cover Page	1
1.02	Block Diagram	2
02.0	**MAX 10 10M50DAF484**	
02.01	MAX 10 BANK1 & BANK2	3
02.02	MAX 10 BANK3 & BANK4	4
02.03	MAX 10 BANK5 & BANK6	5
02.04	MAX 10 BANK7 & BANK8	6
02.05	MAX 10 Clocks & Configuration	7
02.06	MAX10 Power & GND	8
02.07	MAX10 Decoupling	9
03.0	**Clock**	
03.01	Clock	10
04.0	**JTAG**	
04.01	USB Blaster II	11
05.0	**Expansion Port**	
05.01	Expansion Headers - BBB Headers	12
06.0	**Memory**	
06.01	DDR3 SDRAM & QSPI Flash	13
06.02	SD Card	14

09.02

Section	Title	Page
07.0	**Video & Audio**	
07.01	MIPI Interface	15
07.02	HDMI TX	16
07.03	Audio CODEC	17
08.0	**Ethernet**	
08.01	Ethernet	18
09.0	**USB PHY**	
09.01	USB PHY	19
10.0	**Analog Interface**	
10.01	SMA Connectors & Differential Amplifier	20
11.0	**Sensors**	
11.01	Accelerometer	21
11.02	Gesture, Humidity, Temperature Sensors	22
12.0	**User Interface**	
12.01	LED & BUTTON & SWITCH	23
13.0	**System Power**	
13.01	1.2V & 1.5V & 1.8V & 5V	24
13.02	2.5V & 2.8V & 3.3V	25

Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **DECA**

Size: B | Document Number: Cover Page | Rev: C

Date: Wednesday, March 11, 2015 | Sheet 1 of 25



Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title	DECA	
Size B	Document Number Block Diagram	Rev C
Date: Thursday, March 19, 2015	Sheet 2 of 25	

CAD Notes:
1. Put all the 1pF caps close to each MAX10 analog pin.
2. Route the analog input signal adjacent to the REFGND.

MIPI Interface

15 MIPI_MD_p[3..0]
15 MIPI_MD_n[3..0]
7,15 MIPI_MC_p
7,15 MIPI_MC_n

MIPI Control Interface

MIPI_RESET_n 15
MIPI_MCLK 15
MIPI_WP 15
MIPI_CORE_EN 15

MIPI I2C Interface

MIPI_I2C_SDA 15
MIPI_I2C_SCL 15

Audio LINE-IN to MAX10 ADC

17 LINE_IN_L_ADC

Ethernet

NET_TXD[3..0] 18
NET_RXD[3..0] 18
NET_MDIO 18
NET_RX_ER 18
NET_RX_DV 18
NET_COL 18
NET_CRS 18
NET_MDC 18

Header Analog Input

AIN[6..0] 18

U1A — MAX 10 LEFT BANKS

BANK-1A VCCIO = 2.5V

ADC1IN1	F5	DIFFIO_RX_L1N/ADC1IN1
ADC1IN2	F4	DIFFIO_RX_L1P/ADC1IN2
	E4	DIFFIO_RX_L2N/ADC2IN1
	E3	DIFFIO_RX_L2P/ADC2IN8
ADC1IN3	J8	DIFFIO_RX_L3N/ADC1IN3
ADC1IN4	J9	DIFFIO_RX_L3P/ADC1IN4
	G4	DIFFIO_RX_L4N/ADC2IN3
	F3	DIFFIO_RX_L4P/ADC2IN4
ADC1IN6	H3	DIFFIO_RX_L5P/ADC1IN6
ADC1IN5	J4	DIFFIO_RX_L5N/ADC1IN5
LINE_IN_L_ADC	H4	DIFFIO_RX_L6N/ADC2IN5
	G3	DIFFIO_RX_L6P/ADC2IN6
ADC1IN7	K5	DIFFIO_RX_L7N/ADC1IN7
	K6	DIFFIO_RX_L7P/ADC1IN8
	J3	DIFFIO_RX_L8P/ADC2IN2
	K4	DIFFIO_RX_L8N/ADC2IN7

BANK-1B VCCIO = 2.5V

K8	DIFFIO_RX_L15N
D3	DIFFIO_RX_L16N
D2	DIFFIO_RX_L16P
K2	DIFFIO_RX_L19N
L2	DIFFIO_RX_L19P
L8	DIFFIO_RX_L20N
L9	DIFFIO_RX_L20P
E1	DIFFIO_RX_L21N
F2	DIFFIO_RX_L21P
H1	DIFFIO_RX_L22N
J1	DIFFIO_RX_L22P
G1	DIFFIO_RX_L23N
F1	DIFFIO_RX_L23P
M4	DIFFIO_RX_L24N
M3	DIFFIO_RX_L24P
K1	DIFFIO_RX_L25N
L1	DIFFIO_RX_L25P
C1	VREFB1N0
D1	IO_BANK1

BANK-2 VCCIO = 2.5V

	P4	NET_RX_DV
	P5	NET_CRS
	N3	MIPI_MD_n3
	N2	MIPI_MD_p3
	R4	NET_COL
	R5	NET_MDC
	T1	MIPI_MD_n2
	T2	MIPI_MD_p2
	N8	NET_MDIO
	N9	NET_TXD2
	P1	MIPI_MD_n1
	N1	MIPI_MD_p1
	T3	MIPI_RESET_n
	U2	NET_TXD0
	U1	MIPI_WP
	V1	NET_RX_ER
	U4	NET_RXD1
	U5	NET_RXD0
	U3	MIPI_MCLK
	V3	MIPI_CORE_EN
	P8	NET_RXD3
	R7	NET_RXD2
	W1	NET_TXD1
	W2	NET_TXD3
	R1	MIPI_MD_n0
	R2	MIPI_MD_p0
	M2	MIPI_I2C_SDA
	M1	MIPI_I2C_SCL
VREFB2N0		
IO_BANK2		

10M50DAF484C6GES

Analog input RC network

AIN0	12	R181 10	ADC1IN1	C126	1p
AIN1	12	R49 10	ADC1IN2	C24	1p
AIN2	12	R180 10	ADC1IN3	C125	1p
AIN3	12	R50 10	ADC1IN4	C25	1p
AIN4	12	R179 10	ADC1IN5	C124	1p
AIN5	12	R51 10	ADC1IN6	C26	1p
AIN6	12	R178 10	ADC1IN7	C123	1p

REFGND1 DNI
REFGND

MIPI_MD termination

MIPI_MD_p0	R220 100	MIPI_MD_n0	
MIPI_MD_p1	R221 100	MIPI_MD_n1	
MIPI_MD_p2	R230 100	MIPI_MD_n2	
MIPI_MD_p3	R219 100	MIPI_MD_n3	

Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: DECA
Size: B
Document Number: MAX 10 Bank 1, Bank 2
Rev: C
Date: Wednesday, March 11, 2015
Sheet 3 of 25

QSPI Flash

FLASH_NCSO 13
FLASH_DCLK 13
FLASH_DATA[3..0] 13
FLASH_RESET_n 13

Header GPIO

7,12 GPIO1_D[22..0]
7,12 GPIO0_D[43..0]
12 PWR_BUT
12 SYS_RESET_n

Temperature Sensor

22 TEMP_SIO
22 TEMP_SC
22 TEMP_CS_n

Humidity and Temperature Sensor

22 RH_TEMP_I2C_SCL
22 RH_TEMP_I2C_SDA
22 RH_TEMP_DRDY_n

Gesture Sensor

22 LIGHT_I2C_SCL
22 LIGHT_I2C_SDA
22 LIGHT_INT

Power Monitor

PMONITOR_I2C_SCL 24
PMONITOR_I2C_SDA 24
PMONITOR_ALERT 24

CapSense Buttons

CAP_SENSE_I2C_SCL 23
CAP_SENSE_I2C_SDA 23

Micro SD Card

14 SD_SEL

U1B

MAX 10 BOTTOM BANKS

		BANK-3 VCCIO = 3.3V		BANK-4 VCCIO = 3.3V		
GPIO1_D13	Y7	DIFFIO_RX_B10N		DIFFIO_RX_B25N	W11	GPIO0_D35
LIGHT_I2C_SCL	Y8	DIFFIO_RX_B10P		DIFFIO_RX_B25P	Y11	GPIO0_D32
CAP_SENSE_I2C_SCL	AB2	DIFFIO_RX_B12N		DIFFIO_RX_B27N	AB10	GPIO0_D30
CAP_SENSE_I2C_SDA	AB3	DIFFIO_RX_B12P		DIFFIO_RX_B27P	AB11	GPIO0_D28
PMONITOR_I2C_SCL	Y3	DIFFIO_RX_B14N		DIFFIO_RX_B29N	AB12	GPIO0_D26
PMONITOR_ALERT	Y4	DIFFIO_RX_B14P		DIFFIO_RX_B29P	AB13	GPIO0_D24
	AA5	DIFFIO_RX_B17N		DIFFIO_RX_B35N	W12	GPIO0_D34
	AB5	DIFFIO_RX_B17P		DIFFIO_RX_B35P	W13	GPIO0_D33
GPIO1_D10	AB6	DIFFIO_RX_B19N		DIFFIO_RX_B38N	AA14	GPIO0_D23
GPIO1_D9	AB7	DIFFIO_RX_B19P		DIFFIO_RX_B38P	AB15	GPIO0_D18
LIGHT_I2C_SDA	AA8	DIFFIO_RX_B21N		DIFFIO_RX_B40N	AA15	GPIO0_D21
GPIO1_D6	AB8	DIFFIO_RX_B21P		DIFFIO_RX_B40P	Y16	GPIO0_D9
LIGHT_INT	AA9	DIFFIO_RX_B23N		DIFFIO_RX_B42N	AB16	GPIO0_D16
RH_TEMP_DRDY_n	AB9	DIFFIO_RX_B23P		DIFFIO_RX_B42P	AA16	GPIO0_D15
FLASH_DATA1	V4	DIFFIO_RX_B2N		DIFFIO_RX_B44N	AB19	GPIO0_D8
FLASH_DATA2	V5	DIFFIO_RX_B2P		DIFFIO_RX_B44P	AB20	GPIO0_D7
PMONITOR_I2C_SDA	Y1	DIFFIO_RX_B4N		DIFFIO_RX_B46N	AA19	GPIO0_D5
TEMP_SIO	Y2	DIFFIO_RX_B4P		DIFFIO_RX_B46P	Y18	GPIO0_D1
TEMP_SC	AA1	DIFFIO_RX_B6N		DIFFIO_RX_B50N	AB21	GPIO0_D6
SYS_RESET_n	AA2	DIFFIO_RX_B6P		DIFFIO_RX_B50P	AA20	GPIO0_D4
GPIO1_D0	Y5	DIFFIO_RX_B8N		DIFFIO_RX_B58N	AB17	GPIO0_D14
GPIO1_D1	Y6	DIFFIO_RX_B8P		DIFFIO_RX_B58P	AB18	GPIO0_D11
GPIO1_D16	W9	DIFFIO_TX_RX_B11N		DIFFIO_TX_RX_B24N	V11	GPIO0_D37
FLASH_RESET_n	W10	DIFFIO_TX_RX_B11P		DIFFIO_TX_RX_B24P	V12	GPIO0_D36
GPIO1_D3	W7	DIFFIO_TX_RX_B13N		DIFFIO_TX_RX_B26N	R12	FLASH_DCLK
GPIO1_D4	W8	DIFFIO_TX_RX_B13P		DIFFIO_TX_RX_B26P	P12	FLASH_DATA0
FLASH_NCSO	R10	DIFFIO_TX_RX_B15N		DIFFIO_TX_RX_B28N	AA11	GPIO0_D29
FLASH_DATA3	P10	DIFFIO_TX_RX_B15P		DIFFIO_TX_RX_B28P	AA12	GPIO0_D27
GPIO1_D12	AA6	DIFFIO_TX_RX_B16N		DIFFIO_TX_RX_B34N	V13	GPIO0_D38
GPIO1_D11	AA7	DIFFIO_TX_RX_B16P		DIFFIO_TX_RX_B34P	W14	GPIO0_D41
GPIO1_D17	W5	DIFFIO_TX_RX_B1N		DIFFIO_TX_RX_B36N	R13	GPIO0_D43
GPIO1_D2	W6	DIFFIO_TX_RX_B1P		DIFFIO_TX_RX_B36P	P13	SD_SEL
RH_TEMP_I2C_SCL	Y10	DIFFIO_TX_RX_B22N		DIFFIO_TX_RX_B37N	Y13	GPIO0_D31
RH_TEMP_I2C_SDA	AA10	DIFFIO_TX_RX_B22P		DIFFIO_TX_RX_B37P	Y14	GPIO0_D20
PWR_BUT	U6	DIFFIO_TX_RX_B3N		DIFFIO_TX_RX_B39N	V14	GPIO0_D39
GPIO1_D15	U7	DIFFIO_TX_RX_B3P		DIFFIO_TX_RX_B39P	W15	GPIO0_D19
GPIO1_D19	W4	DIFFIO_TX_RX_B5N		DIFFIO_TX_RX_B41N	U15	GPIO0_D42
GPIO1_D22	W3	DIFFIO_TX_RX_B5P		DIFFIO_TX_RX_B41P	V16	GPIO0_D10
GPIO1_D7	V7	DIFFIO_TX_RX_B7N		DIFFIO_TX_RX_B43N	AA17	GPIO0_D3
GPIO1_D5	V8	DIFFIO_TX_RX_B7P		DIFFIO_TX_RX_B43P	Y17	GPIO0_D40
GPIO1_D18	R9	DIFFIO_TX_RX_B9N		DIFFIO_TX_RX_B45N	V15	GPIO0_D12
GPIO1_D20	P9	DIFFIO_TX_RX_B9P		DIFFIO_TX_RX_B45P	W16	GPIO0_D17
	AA3	VREFB3N0		DIFFIO_TX_RX_B49N	Y19	GPIO0_D2
TEMP_CS_n	AB4	IO_BANK3		DIFFIO_TX_RX_B49P	W18	GPIO0_D0
				VREFB4N0	AA13	GPIO0_D25
				IO_BANK4	AB14	GPIO0_D22

10M50DAF484C6GES

Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: DECA

Size: B | Document Number: MAX 10 Bank 3 & 4 | Rev: C

Date: Wednesday, March 11, 2015 | Sheet 4 of 25



Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **DECA**

Size	Document Number	Rev
B	MAX 10 Bank 5 & 6	C

Date: Wednesday, March 11, 2015 Sheet 5 of 25

USB PHY

19	USB_CLKOUT_NOPLL	
19	USB_DATA[7..0]	
19	USB_NXT	
19	USB_DIR	
19	USB_STP	
19	USB_CS	
19	USB_RESET_n	
19	USB_FAULT_n	

HDMI TX

16	HDMI_TX_D[23..0]	
6,7,16	HDMI_TX_CLK	
16	HDMI_TX_HS	
16	HDMI_TX_VS	
16	HDMI_TX_DE	
	HDMI_TX_INT	
16	HDMI_I2C_SDA	
16	HDMI_I2C_SCL	
6,7,16	HDMI_TX_CLK	

HDMI Audio Interface

16	HDMI_I2S[3:0]
16	HDMI_MCLK
16	HDMI_LRCLK
16	HDMI_SCLK

MIPI Interface

MIPI_LP_MD_p[3..0]

MIPI_LP_MD_n[3..0]

LED

23 LED[7..0]

Accelerometer

G_SENSOR_SDI	21
G_SENSOR_SCLK	21
G_SENSOR_INT1	21
G_SENSOR_INT2	21
G_SENSOR_CS_n	21
G_SENSOR_SDO	21

U1D

MAX 10 TOP BANKS

		BANK-7 VCCIO = 1.8V	BANK-8 VCCIO = 1.2V		
HDMI_TX_D9	A17	DIFFIO_RX_T10N	DIFFIO_RX_T39N	C7	LED0
HDMI_TX_D22	A18	DIFFIO_RX_T10P	DIFFIO_RX_T39P	C8	LED1
HDMI_TX_D11	C15	DIFFIO_RX_T15N	DIFFIO_RX_T41N	A6	LED2
HDMI_TX_D17	C16	DIFFIO_RX_T15P	DIFFIO_RX_T41P	B7	LED3
HDMI_TX_D15	A16	DIFFIO_RX_T16N	DIFFIO_RX_T42P	D8	USB_FAULT_n
HDMI_TX_D10	B16	DIFFIO_RX_T16P	DIFFIO_RX_T43N	A4	MIPI_LP_MD_p0
USB_DIR	J13	DIFFIO_RX_T17N	DIFFIO_RX_T43P	A5	LED5
USB_DATA4	H14	DIFFIO_RX_T17P	DIFFIO_RX_T44N	E9	G_SENSOR_CS_n
HDMI_TX_D23	C13	DIFFIO_RX_T18N	DIFFIO_RX_T45P	A2	MIPI_LP_MD_n3
HDMI_TX_D8	C14	DIFFIO_RX_T18P	DIFFIO_RX_T45N	A3	MIPI_LP_MD_n0
HDMI_TX_D21	B14	DIFFIO_RX_T19N	DIFFIO_RX_T46P	B3	MIPI_LP_MD_p3
HDMI_TX_D12	A14	DIFFIO_RX_T19P	DIFFIO_RX_T46N	B4	LED6
USB_DATA6	E15	DIFFIO_RX_T1N	DIFFIO_RX_T47P	B5	G_SENSOR_SCLK
USB_RESET_n	E16	DIFFIO_RX_T1P	DIFFIO_RX_T47N	C4	LED4
USB_DATA1	E13	DIFFIO_RX_T20N	DIFFIO_RX_T48P	E8	G_SENSOR_INT1
HDMI_TX_D4	D14	DIFFIO_RX_T20P	DIFFIO_RX_T49N	D5	G_SENSOR_SDO
USB_DATA0	E12	DIFFIO_RX_T21P	DIFFIO_RX_T49P	C5	LED7
HDMI_TX_D6	D13	DIFFIO_RX_T21N	DIFFIO_RX_T51N	B1	MIPI_LP_MD_p2
USB_STP	J12	DIFFIO_RX_T22N	DIFFIO_RX_T51P	B2	MIPI_LP_MD_n2
USB_DATA2	H13	DIFFIO_RX_T22P	DIFFIO_RX_T53N	C2	MIPI_LP_MD_n1
HDMI_TX_D14	A12	DIFFIO_RX_T23N	DIFFIO_RX_T53P	C3	MIPI_LP_MD_p1
HDMI_TX_D16	A13	DIFFIO_RX_T23P	VREFB8N0	D7	G_SENSOR_INT2
HDMI_SCLK	D12	DIFFIO_RX_T24N	IO_BANK8	C6	G_SENSOR_SDI
HDMI_TX_D18	C12	DIFFIO_RX_T24P			
HDMI_LRCLK	A10	DIFFIO_RX_T25N			
HDMI_I2S1	A11	DIFFIO_RX_T25P			
HDMI_I2C_SCL	C10	DIFFIO_RX_T26N			
HDMI_TX_VS	C11	DIFFIO_RX_T26P			
HDMI_TX_HS	B11	DIFFIO_RX_T27N			
HDMI_TX_D20	B12	DIFFIO_RX_T27P			
USB_CS	J11	DIFFIO_RX_T28N			
USB_NXT	H12	DIFFIO_RX_T28P			
HDMI_I2S3	B8	DIFFIO_RX_T31N			
HDMI_I2S0	A9	DIFFIO_RX_T31P			
HDMI_TX_D2	C17	DIFFIO_RX_T2N			
HDMI_TX_D1	D17	DIFFIO_RX_T2P			
HDMI_TX_DE	C9	DIFFIO_RX_T30N			
HDMI_TX_INT	B10	DIFFIO_RX_T30P			
HDMI_MCLK	A7	DIFFIO_RX_T29P			
HDMI_I2S2	A8	DIFFIO_RX_T29N			
USB_DATA7	F15	DIFFIO_RX_T5N			
USB_CLKOUT_NOPLL	F16	DIFFIO_RX_T5P			
HDMI_TX_D5	B19	DIFFIO_RX_T6N			
HDMI_TX_D3	C19	DIFFIO_RX_T6P			
HDMI_TX_D19	B17	DIFFIO_RX_T7N			
HDMI_TX_D0	C18	DIFFIO_RX_T7P			
HDMI_TX_D7	A19	DIFFIO_RX_T8N			
HDMI_TX_CLK R168 0	A20	DIFFIO_RX_T8P			
USB_DATA3	E14	DIFFIO_RX_T9N			
USB_DATA5	D15	DIFFIO_RX_T9P			
HDMI_I2C_SDA	B15	VREFB7N0			
HDMI_TX_D13	A15	IO_BANK7			

10M50DAF484C6GES

Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **DECA**

Size	Document Number	Rev
B	MAX 10 Bank 7 & 8	C

Date: Thursday, March 19, 2015 Sheet 6 of 25



Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.



Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title	DECA	
Size B	Document Number MAX10 Power & GND	Rev C
Date: Wednesday, March 11, 2015	Sheet 8 of 25	

VCC1P2_VCC



VCC1P5_DDR3



VCC1P2_VCCD



VCC1P2



VCC1P8



VCC2P5_VCCA



VCC2P5



VCC3P3



Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **DECA**

Size	Document Number	Rev
B	MAX10 Decoupling	C

Date: Wednesday, March 11, 2015 Sheet 9 of 25



Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **DECA**

Size	Document Number	Rev
B	Oscillator, Clock Generator	C

Date: Wednesday, March 11, 2015 Sheet 10 of 25


J10
Mini-USB-B
U36
TPD2EUSB30DRTR
U39
TLV809K33DBVR
U19
CY7C68013A_VFBGA
U21-1
5M570ZM100
Bank 1
VCCIO = 3.3V
U21-2
Bank 2
VCCIO = 2.5V
U21-3
Power
CPLD ISP
JTAG Interface
MAX10 CONFIG Status
UB2 Clock
Place Near CY7C68013A
Place near MAX V
Place near MAX V
VCC5_USB
VCC3P3
VCC2P5
VCC1P8
VCC1P2
FX2_RESETn
FX2_WAKEUP
USB_CLK
UB2_CLK_24
UB2_CLK_50
CLK_12MHz
JTAG_TCK
JTAG_TMS
JTAG_TDO
JTAG_TDI
JTAG_EN
NCONFIG
NSTATUS
CONF_DONE
CONF_DONE_DISP
JTAG_RX
JTAG_TX
NCONFIG_MAX10
NSTATUS_MAX10
CONF_DONE_MAX10
C_USB_MAX_TCK
C_USB_MAX_TDO
C_USB_MAX_TMS
C_USB_MAX_TDI
TP1 DNI
TP2 DNI
TP3 DNI
TP4 DNI
TP5 DNI
TP6 DNI
Q4 UTC8050 DNI
Q9 AO3400
Q1 AO3400
Q8 AO3400
DECA
Document Number
USB Blaster II
Rev C
Size B
Date: Friday, March 13, 2015
Sheet 11 of 25



Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title	DECA	
Size B	Document Number: Expansion Headers - BBB Headers	Rev C
Date: Wednesday, March 11, 2015	Sheet 12 of 25	



Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title: **DECA**

Size	Document Number	Rev
B	DDR3 SDRAM, QSPI Flash	C

Date: Wednesday, March 11, 2015 Sheet 13 of 25



Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title	DECA	
Size B	Document Number SD Card	Rev C
Date: Wednesday, March 11, 2015	Sheet 14 of 25	



Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.


HDMI TX
HDMI_TX_D[23..0]
HDMI_TX_HS
HDMI_TX_VS
HDMI_TX_DE
HDMI_TX_INT
From MAX
CLK_12MHz
I2C Interface
HDMI_I2C_SDA
HDMI_I2C_SCL
HDMI Audio Interface
HDMI_I2S[3:0]
HDMI_MCLK
HDMI_LRCLK
HDMI_SCLK
U5
ADV7513BSWZ
Default :
I2C Address 0x72/0x73
HDMI TX
J6
RClamp0514P
TPD4E001_0
GND_EXT
SN74AVC1T45
Note:
Place Capacitor near ADV7513 DVDD pins
Note:
Place Capacitor near ADV7513 AVDD pins
Note:
Place Capacitor near ADV7513 PVDD and BGVDD pin
Note:
Place Capacitor near ADV7513 DVDD_3V
DECA
Document Number
HDMI TX
Rev
C
Size
B
Date:
Thursday, March 19, 2015
Sheet
16
of
25



Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title	DECA	
Size B	Document Number Audio CODEC	Rev C
Date: Friday, March 13, 2015	Sheet 17 of 25	



Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title	DECA	
Size B	Document Number Ethernet	Rev C
Date: Wednesday, March 11, 2015	Sheet 18 of 25	



Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title	DECA	
Size B	Document Number USB PHY	Rev C
Date: Thursday, March 19, 2015	Sheet 19 of 25	



Notes:
Amplifier output voltage Vo=(6.25+Vin)/5



Notes:
Amplifier output voltage Vo=(6.25+Vin)/5



Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title	DECA	
Size B	Document Number SMA Connectors & Difference Amplifier	Rev C
Date: Monday, March 16, 2015	Sheet 20 of 25	

Digital Gsensor

Accelerometer









Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title	DECA	
Size B	Document Number Accelerometer	Rev C
Date: Thursday, March 19, 2015	Sheet 21 of 25	





Note:keep the seneor close to the "hot" area on board

Proximity/Ambient Light Sensor

Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title	DECA	
Size B	Document Number Gesture,Humidity,Temperature Sensors	Rev C
Date: Wednesday, March 11, 2015	Sheet 22 of 25	



Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title	DECA	
Size B	Document Number CapSense Controller, Buttons, Switchs	Rev C
Date: Wednesday, March 11, 2015	Sheet 23 of 25	



Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title	DECA	
Size B	Document Number: Power - 1.2V, 1.5V, 1.8V, 5V, Power Monitor	Rev C
Date: Wednesday, March 11, 2015	Sheet 24 of 25	

Power up Sequence:
5V -->3.3V--->1.5V--->1.8V
--->2.5V--->1.2V--->2.8V

2.5V / 1A
Ramp Time = 1.18msec



3.3V / 4A
Ramp Time = 1.2msec



2.8V / 1A
Ramp Time = 1.18msec



Copyright (c) 2014 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title	DECA	
Size B	Document Number: Power - 2.5V, 2.8V, 3.3V	Rev C
Date: Wednesday, March 11, 2015	Sheet 25 of 25	