This is Jianwen Luo from ShanghaiTech University.
- I'm currently working on both using and designing HLS (High-Level Synthesis).
- I used to design on FPGA in Verilog and Chisel3.
- I'm interested in fancy stuffs like mathematics ...
- and type systems and programming languages.