
# **Graphic Dot Matrix Chip In Glass VFD**

## MN12864K

- ☐ 128 x 64 Graphic Dot Matrix
- □ Chip in Glass Driver IC
- □ High Brightness Green Display
- Synchronous Serial Interface
- Low Pinout Count
- Wide Operating Temperature

This VF glass includes a 384 & a 48 bit serial shift register, latched drivers which connect to the anode and grid electrodes. An external host is required to provide a multiplexing data stream to refresh the display. The signal inputs can be connected to the ports of a CMOS microprocessor. The a.c. filament supply (F1, F2) can be derived from a source of 10KHz to 200KHz. Consult our application notes for further information.



PIN OUT				
Pin	Sig	Pin	Sig	
1	F1	13	GCLK	
2	F1	14	GLAT	
3	F1	15	GBLK	
4	NP	16	V <sub>DD1</sub>	
5	NP	17	Vss	
6	BLK	18	Vss	
7	LAT	19	V <sub>DD2</sub>	
8	CLK	20	VDD2	
9	SIN	35	F2	
10	SOUT	36	F2	
11	GSOUT	37	F2	
12	GSIN			

Dimensions in mm. See full spec for tolerances

#### **ELECTRICAL SPECIFICATION**

LELCTRICAL OF LOTTION						
Parameter	Sym	Min	Тур	Max	Unit	Condition
Logic Voltage	V <sub>DD1</sub>	4.5	5.0	5.5	V	Vss=0V
Logic Current	IDD1	-	4.0	8.0	mΑ	VDD1=5V
Filament Voltage	Εf	2.6	2.9	3.2	Vac	VDD2=0V
Filament Current	l f	248	275	303	mAac	VDD2=0V
Display Voltage	V <sub>DD2</sub>	-	45.0	50.0	V	Vss=0V
Display Current	IDD2	-	20.0	30.0	mA	VDD2=60V
Filament Bias	Εĸ	3.5	4.0	4.5	V	Vss=0V
Logic High Input	VIH	VDD1+2.4	-	V <sub>DD1</sub>	V	Vss=0V
Logic Low Input	VIL	0	-	+0.7	V	Vss=0V
Logic High Input	lін	-	-	5.0	μΑ	VDD1=5V
Logic Low Input	lıL	-250	-70	-35	uΑ	VDD1=5V

### **ENVIRONMENTAL and OPTICAL SPECIFICATION**

Parameter	Value			
Display Area (XxY mm)	57.45 x 28.65			
Dot Size/Pitch (XxY mm)	0.3 x 0.3/0.45 x 0.45			
Luminance	800 cd/m <sup>2</sup> Typ.			
Colour of Illumination	Green (Filter for colours)			
Operating Temperature	-40°C to +85°C			
Storage Temperature	-50°C to +85°C			
Operating Humidity (non condensing)	5 to 95% @ 25°C			

- 1. The power on rise time should be less than 50ms.
- The 22R resistor at the VDD2 input is required to prevent current surge during switching.
- 3. If scanning of the display stops with VDD2 applied, the BLK input must be set high to prevent damage to the display.


#### SHIFT REGISTER ASSIGNMENT

Electrode	Bit Numbers	
Grid G1-G44	GSIN 1-44	
Not Connected	GSIN45-48	
Row 1 'afbecd'	SIN 1-6	
Row 2 'afbecd'	SIN 7-12	
Row 3 'afbecd'	SIN 13-18	
:	:	
Row 63 'afbecd'	SIN 373-378	
Row 64 'afbecd'	SIN 379-384	


#### INTERFACE TIMING

Parameter	Time
CLK Cycle	200ns min
CLK High	80ns min
CLK Low	80ns min
SIN Setup	40ns min
SIN Hold	30ns min
LAT High	300ns min
CLK then LAT	250ns min
BLK Hold	5μs min


#### INTERFACE EXAMPLE



#### **MULTIPLEX TIMING**



#### **POWER SEQUENCE**



#### CONTACT

Noritake Sales Office Tel Nos Nagoya Japan: +81 (0)52-561-9867 Canada: +1-416-291-2946 Chicago USA: +1-847-439-9020 Munchen (D): +49 (0)89-3214-290 Itron UK: +44 (0)1493 601144 Rest Europe: +49 (0)61-0520-9220 www.noritake-itron.com

Subject to change without notice. Doc Ref: 03773 Iss.2 20 Sept 2006