

Vfb = 0.8V, +/-2% w.c.
 Rtop = 43k, Rbtm = 8k2
 4.995V out typ. min
 -4.86V, max -5.12V

<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>


Alex Miller & Martin Roger

Sheet: /5V_SMPS_1/
 File: 5V_SMPS.kicad_sch

Title: Main architecture

Size: A4	Date: 2025-08-10	Rev: 1.4
KiCad E.D.A. 9.0.0		Id: 2/36

Strategy is that these are all the same circuitry,
active high/low logic is handled at software level



<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /NMOSFET Shifter1/

File: FET_Active_Hi.kicad_sch

Title: Main architecture

Size: A4


Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 3/36

Strategy is that these are all the same circuitry,
active high/low logic is handled at software level



<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /NMOSFET Shifter2/
 File: FET_Active_Hi.kicad_sch

Title: Main architecture

Size: A4


Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 4/36

Strategy is that these are all the same circuitry,
active high/low logic is handled at software level



<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /NMOSFET Shifter3/
 File: FET_Active_Hi.kicad_sch

Title: Main architecture

Size: A4


Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 5/36

Strategy is that these are all the same circuitry,
active high/low logic is handled at software level



<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /NMOSFET Shifter4/
 File: FET_Active_Hi.kicad_sch

Title: Main architecture

Size: A4


Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 6/36

Strategy is that these are all the same circuitry,
active high/low logic is handled at software level



<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /NMOSFET Shifter5/
 File: FET_Active_Hi.kicad_sch

Title: Main architecture

Size: A4


Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 7/36

Strategy is that these are all the same circuitry,
active high/low logic is handled at software level



<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /NMOSFET Shifter6/

File: FET_Active_Hi.kicad_sch

Title: Main architecture

Size: A4


Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 8/36

Strategy is that these are all the same circuitry,
active high/low logic is handled at software level



<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /NMOSFET Shifter7/

File: FET_Active_Hi.kicad_sch

Title: Main architecture

Size: A4


Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 9/36

Strategy is that these are all the same circuitry,
active high/low logic is handled at software level



<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /NMOSFET Shifter8/
 File: FET_Active_Hi.kicad_sch

Title: Main architecture

Size: A4


Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 10/36

Strategy is that these are all the same circuitry,
active high/low logic is handled at software level



<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /NMOSFET Shifter9/
 File: FET_Active_Hi.kicad_sch

Title: Main architecture

Size: A4


Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 11/36

Strategy is that these are all the same circuitry,
active high/low logic is handled at software level



<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /NMOSFET Shifter10/

File: FET_Active_Hi.kicad_sch

Title: Main architecture

Size: A4


Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 12/36

Strategy is that these are all the same circuitry,
active high/low logic is handled at software level



<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /NMOSFET Shifter11/

File: FET_Active_Hi.kicad_sch

Title: Main architecture

Size: A4


Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 13/36

Strategy is that these are all the same circuitry,
active high/low logic is handled at software level



<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /NMOSFET Shifter12/

File: FET_Active_Hi.kicad_sch

Title: Main architecture

Size: A4


Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 14/36

Strategy is that these are all the same circuitry,
active high/low logic is handled at software level



<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /NMOSFET Shifter13/

File: FET_Active_Hi.kicad_sch

Title: Main architecture

Size: A4


Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 15/36

Strategy is that these are all the same circuitry,
active high/low logic is handled at software level



<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /NMOSFET Shifter14/

File: FET_Active_Hi.kicad_sch

Title: Main architecture

Size: A4


Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 16/36

Strategy is that these are all the same circuitry,
active high/low logic is handled at software level



<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /NMOSFET Shifter15/

File: FET_Active_Hi.kicad_sch

Title: Main architecture


Size: A4

Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 17/36



<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /3V3_SMPS/
 File: 3V3_SMPS.kicad_sch

Title: Main architecture


Size: A4

Date: 2025-08-10

Rev: 1.4

KiCad E.D.A. 9.0.0

Id: 18/36



Approx 9mA consumption

<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /Switchable Resistor 1/

File: Switchable_Res.kicad_sch

Title: Main architecture


Size: A4

Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 20/36



Approx 9mA consumption

<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /Switchable Resistor 0/

File: Switchable_Res.kicad_sch

Title: Main architecture

Size: A4

Date: 2025-08-10


Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 21/36



Id: 22/36



Approx 9mA consumption

<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /Switchable Resistor 3/

File: Switchable_Res.kicad_sch

Title: Main architecture


Size: A4

Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 23/36



Approx 9mA consumption

<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /Switchable Resistor 4/

File: Switchable_Res.kicad_sch

Title: Main architecture


Size: A4

Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 24/36



Approx 9mA consumption

<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /Switchable Resistor 5/

File: Switchable_Res.kicad_sch

Title: Main architecture

Size: A4


Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 25/36

Id: 26/36



Approx 9mA consumption

<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /Switchable Resistor 6/

File: Switchable_Res.kicad_sch

Title: Main architecture


Size: A4

Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 27/36



Approx 9mA consumption

<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /Switchable Resistor 7/

File: Switchable_Res.kicad_sch

Title: Main architecture


Size: A4

Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 28/36



Approx 9mA consumption

<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /Switchable Resistor 10/

File: Switchable_Res.kicad_sch

Title: Main architecture

Size: A4

Date: 2025-08-10


Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 29/36



Id: 30/36



Approx 9mA consumption

<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /Switchable Resistor 12/

File: Switchable_Res.kicad_sch

Title: Main architecture


Size: A4

Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 31/36



Approx 9mA consumption

<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /Switchable Resistor 13/

File: Switchable_Res.kicad_sch

Title: Main architecture


Size: A4

Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 32/36



Approx 9mA consumption

<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /Switchable Resistor 17/

File: Switchable_Res.kicad_sch

Title: Main architecture


Size: A4

Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 33/36



Approx 9mA consumption

<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /Switchable Resistor 15/

File: Switchable_Res.kicad_sch

Title: Main architecture


Size: A4

Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 34/36



Approx 9mA consumption

<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /Switchable Resistor 14/

File: Switchable_Res.kicad_sch

Title: Main architecture

Size: A4

Date: 2025-08-10

Rev: 0.0


KiCad E.D.A. 9.0.0

Id: 35/36



Id: 36/36

Strategy is that these are all the same circuitry,
active high/low logic is handled at software level



<https://cadlab.io/projects/vxdash>
<https://github.com/martinroger/VXDash>

Alex Miller & Martin Roger

Sheet: /NMOSFET Shifter/
 File: FET_Active_Hi.kicad_sch

Title: Main architecture

Size: A4

Date: 2025-08-10

Rev: 0.0

KiCad E.D.A. 9.0.0

Id: 37/36