We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation
FIRRTL 205 48
ESESC: A Fast Multicore Simulator
C 133 64
The ANUBIS benchmark suite for Incremental Synthesis
C 12 2
Fluid Pipelines
Scala 11 2
LLM Agent for Hardware Description Language
Verilog 11 6
Public repository of the UCSC CMPE220 class project
Verilog 10 1
Hardware Hierarchical Dynamic Structures
Hardware Logic Operation Library
tree-sitter Pyrope grammar
Dromajo ESESC
Hardware Description Language Evaluation suite for LLM
Super Scalar Branch Predictor
HSC Website
Hardware Interchange Format
Loading…