

SPECIFICATION CHARACTER TYPE DOT MATRIX LCD MODULE

ITEM NUMBER: FDCC0802B-RNNYBS

ESTABLISHED DATE: 1999.06 INITIAL ISSUED DATE: 2004.07

CHECKED BY: WU WEIJIA

APPROVED BY: LU BOO



١٥.	DATE	DESCRIPTION	ITEM	PAGE	APPROVED
1	2004.07	INITIAL ISSUED	ALL	ALL	WULUBING



PAGE 2/21

1	2	3	4	5	6	7	8	9	10	11	12
FD	С	С	08	01	A	F	L	Y	Y	Т	S

Part No.	Remarks	Code	Description
1	Company Name Abbreviated	FD	FORDATA
		С	Chip on Board
		G	Chip on Glass
2	IC packing	F	Chip on Film
		Т	Tape Carrice Package
		С	Character
3	LCM type	G	Graphic
		D	Custom Design
	Chyaracter	08, 10, 12, 16, 20, 24, 40,	Characters Per Line
4	Graphic	80, 100, 120, 122, 128, 160	Row Dots Number
	Character	01, 02, 04,	Lines
5	Graphic	32, 64, 80, 128, 160	Column Dots Number
6	Serial Number	A~Z	
	201141114111201	R	Reflective
		F	Transflective
7	Polarizer type	M	Transmissve, Positive
		N	Transmissive, Negative
		N	Without backlight
		L	LED backlight (array)
		S	LED backlight (side)
8	Backlight type	E	EL backlight without invertor
•	Backlight type	F	EL backlight with invertor
			CCFL backlight without invertor
		C	CCFL backlight with invertor
		T	-
		N	Without backlight
		Y	Yellow-green
		W	White
_	5	R	Red
9	Backlight color	A	Amber
		С	Blue-green
		В	Blue
		G	Green
		Т	Other color
		Т	TN type LCD
		Н	HTN type LCD
10	LCD panel type	Υ	STN yellow-green type LCD
	202 pamer type	G	STN gray type LCD
		В	STN blue type LCD
		F	FSTN type LCD
11	Viewing angle	В	Bottom View (6:00)
''	viewing angle	Т	Top View (12:00)
		s	Standard temperature range Single supply voltage
40	On another town	D	Standard temperature range Dual supply voltage
12	Operation temperature range	w	Wide temperature range Single supply voltage
		н	Wide temperature range Dual supply voltage

CONTENTS

PAGE 3/21

1.	GENERAL SPECIFICATIONS	Page 4
2.	MECHANICAL SPECIFICATIONS	Page 4
3.	ABSOLUTE MAXIMUM RATINGS	Page 4
4.	ELECTRONICAL CHARACTERISTIC	Page 4
5.	OPTICAL CHARACTERISTICS	Page 5
6.	ELECTRICAL SPECIFICATIONS	Page 6
7.	EXTERNAL DIMENSION	Page 9
8.	PIN ASSIGNMENT	Page 10
9.	POWER SUPPLY	Page 10
0.	REFLECTOR OF SCREEN AND DDRAM ADDRESS	Page 10
11.	INSTRUCTION TABLE	Page 11
2.	INSTRUCTION DESCRIPTION	Page 12
3.	CGRAM	Page 16
4.	DDRAM	Page 16
5.	INITIALIZATION	Page 17
6.	INTERFACE TO MPU	Page 19
7.	FONT MAP	Page 20
8.	PACKING DETAIL	Page 21



1. GENERAL SPECIFICATIONS

ITEM	NOMINAL DIMENSIONS / AVAILABLE OPTIONS
DISPLAY FORMAT	8 Characters by 2 Lines
LCD PANEL OPTIONS	STN (yellow-green)
POLARIZER OPTIONS	Positive, Reflective
BACKLIGHT OPTIONS	No backlight
VIEWING ANGLE OPTIONS	6:00 (Bottom)
TEMPERATURE RANGE OPTIONS	Normal temperature range (0°C ~ 50°C)
CONTROLLERIC	SPLC780D or Equivalent
DISPLAY DUTY	1/16
DRIVING BIAS	1/5

2. MECHANICAL SPECIFICATIONS

OVERALL SIZE	EL backlight / reflective version: 58.0 x 32.0 x max 9.5						
VIEWING AREA	38.0W x 16.0H mm HOLE-HOLE 53.0W x 27.0H						
CHARACTER SIZE	2.96W x 5.56H	2.96W x 5.56H mm CHARACTER PITCH 0.59W x 0.36H					
DOT SIZE	0.56W x 0.66H mm DOT PITCH 0.04W x 0.04H						

3. ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	CONDITION	MIN	MAX	UNIT
POWER SUPPLY (LOGIC)	Vdd	25°C	-0.3	7.0	V
POWER SUPPLY (LCD)	V0	25°C	Vdd -13.5	Vdd +0.3	V
INPUT VOLTAGE	Vin	25°C	-0.3	Vdd +0.3	V
OPERATING TEMPERATURE	Vopr		0	50	°C
STORAGE TEMPERATURE	Vstg		-20	70	°C

4. ELECTRONICAL CHARACTERISTIC

ITEM	CAMBOI	CONDITION	S	UNIT		
ITEM	SYMBOL	CONDITION	MIN	TYP	MAX	UNII
Input voltage	Vdd	+5V	4.7	5.0	5.5	V
input voitage	Vuu	+3V	2.7	3.0	3.3	V
Supply current	ldd	Vdd=5V		1.3	2.5	mA
Recommended LCD driving		0°C	4.7	5.0	5.5	
voltage for normal temp.	Vdd - V0	25 [°] C	4.3	4.5	4.7	V
Version module		50°C	4.1	4.3	4.5	



SPEC.

MODE NO. FDCC0802B-RNNYBS


PAGE


5/21


5. OPTICAL CHARACTERISTIC


FOR TN TYPE LCD MODULE (Ta=25 °C, Vdd=5.0V ± 0.25V)											
ITEM	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT					
VIEWING ANGLE	Ф2-Ф 1	K=4	30			deg					
VIEWING ANGLE	Θ	Θ				ueg					
CONTRAST RATIO	K			2							
RESPONSE TIME(RISE)	T R			120	150	ms					
RESPONSE TIME(FALL)	T F			120	150	ms					

FOR STN TYPE LCD MODULE (TA=25 °C, Vdd=5.0V ± 0.25V)												
ITEM SYMBOL CONDITION MIN TYP MAX UNI												
VIEWING ANGLE	Ф2-Ф 1	17 - 4	40			deg						
VIEWING ANGLE	Θ	K=4	60			ueg						
CONTRAST RATIO	K			6								
RESPONSE TIME(RISE)	T R			150	250	ms						
RESPONSE TIME(FALL)	T F			150	250	ms						











6. ELECTRICAL SPECIFICATIONS

6.1.1 DC CHARACTERISTICS (VDD = 2.7V to 4.5V, TA = 25 °C)

CHARACTERISTICS	SYMBOL		LIMIT		UNIT	TEST CONDITION
CHARACTERISTICS	STWIBOL	MIN.	TYP.	MAX.	UNII	TEST CONDITION
INPUT HIGH VOLTAGE	VIH1	0.7Vdd		Vdd	V	Pins (E. RS. R/W. DB0 - DB7)
INPUT LOW VOLTAGE	VIL1	-0.3		0.55	V	Fills (L. N.S. N.W. DD0 - DD1)
INPUT HIGH CURRENT	Іін	-1.0		1.0	μΑ	Pins (RS. R/W. DB0 - DB7)
INPUT LOW CURRENT	lıL	-5.0	-15	-30	μΑ	Vdd = 3.0V
OUTPUT HIGH VOLTAGE (TTL)	Vон1	0.75Vdd			V	Iон = - 0.1mA Pins: DB0 - DB7
OUTPUT LOW VOLTAGE (TTL)	Vol1			0.2Vdd	V	IoL = 0.1mA Pins: DB0 - DB7

6.1.2 AC CHARACTERISTICS (VDD = 2.7V to 4.5V, TA = 25 °C)

Write mode

CHARACTERISTICS	SYMBOL	LIMIT			UNIT	TEST CONDITION
CHARACTERISTICS	STWIBOL	MIN.	TYP.	MAX.	ONII	TEST CONDITION
ENABLE CYCLE TIME	tc	1000			ns	Pin E
ENABLE PULSE WIDTH	tpw	450			ns	Pin E
ENABLE RISE/ FALL TIME	tr, tr			25	ns	Pin E
ADDRESS SETUP TIME	tsp1	60			ns	Pins RS, R/W, E
ADDRESS HOLD TIME	tHD1	20			ns	Pins RS, R/W, E
DATA SETUP TIME	tsp2	195			ns	Pins: DB0 - DB7
DATA HOLD TIME	tHD2	10			ns	Pins: DB0 - DB7

Read mode

CHADACTERISTICS	CVMDOL		LIMIT		UNIT	TEST CONDITION
CHARACTERISTICS	STWIBUL	MIN.	TYP.	MAX.	UNII	TEST CONDITION
ENABLE CYCLE TIME	tc	1000			ns	Pin E
ENABLE PULSE WIDTH	tpw	450			ns	Pin E
ENABLE RISE/ FALL TIME	tr, tr			25	ns	Pin E
ADDRESS SETUP TIME	tsp1	60			ns	Pins RS, R/W, E
ADDRESS HOLD TIME	tHD1	20			ns	Pins RS, R/W, E
DATA OUTPUT DELAY TIME	to			360	ns	Pins: DB0 - DB7
DATA HOLD TIME	tHD2	5			ns	Pins: DB0 - DB7



FDCC0802B-RNNYBS

PAGE 7/21

6.2.1 DC CHARACTERISTICS (VDD = 4.5V to 5.5V, TA = 25 $^{\circ}$ C)

CHARACTERISTICS	CVMDOL		LIMIT		UNIT	TEST CONDITION
CHARACTERISTICS	STWIBUL	MIN.	TYP.	MAX.	UNII	TEST CONDITION
INPUT HIGH VOLTAGE	VIH1	2.2		Vdd	V	Pins (E. RS. R/W. DB0 - DB7)
INPUT LOW VOLTAGE	VIL1	-0.3		0.6	V	1 III3 (E. NO. 10 W. DD0 - DD1)
INPUT HIGH CURRENT	Іін	-2.0		2.0	μΑ	Pins (RS. R/W. DB0 - DB7)
INPUT LOW CURRENT	lıL	-20	-50	-100	μΑ	Vdd = 5.0V
OUTPUT HIGH VOLTAGE (TTL)	Vон1	2.4		Vdd	V	Iон = - 0.1mA Pins: DB0 - DB7
OUTPUT LOW VOLTAGE (TTL)	Vol1			0.4	V	IoL = 0.1mA Pins: DB0 - DB7

6.2.2 AC CHARACTERISTICS (VDD = 4.5V to 5.5V, TA = 25 $^{\circ}$ C)

Write mode

CHARACTERISTICS	CAMBOI		LIMIT		UNIT	TEST CONDITION
CHARACTERISTICS	STWIDUL	MIN.	TYP.	MAX.	UNII	1EST CONDITION
ENABLE CYCLE TIME	tc	500			ns	Pin E
ENABLE PULSE WIDTH	tpw	230			ns	Pin E
ENABLE RISE/ FALL TIME	tr, tr			20	ns	Pin E
ADDRESS SETUP TIME	tsp1	40			ns	Pins RS, R/W, E
ADDRESS HOLD TIME	tHD1	10			ns	Pins RS, R/W, E
DATA SETUP TIME	tsp2	80			ns	Pins: DB0 - DB7
DATA HOLD TIME	tHD2	10			ns	Pins: DB0 - DB7

Read mode

CHADACTEDISTICS	CVMDOL		LIMIT		LINIT	TEST CONDITION
CHARACTERISTICS	STWIBUL	MIN.	TYP.	MAX.	UNIT	TEST CONDITION
ENABLE CYCLE TIME	tc	500			ns	Pin E
ENABLE PULSE WIDTH	tpw	230			ns	Pin E
ENABLE RISE/ FALL TIME	tr, tr			20	ns	Pin E
ADDRESS SETUP TIME	tsp1	40			ns	Pins RS, R/W, E
ADDRESS HOLD TIME	tHD1	10			ns	Pins RS, R/W, E
DATA OUTPUT DELAY TIME	to			120	ns	Pins: DB0 - DB7
DATA HOLD TIME	tHD2	5			ns	Pins: DB0 - DB7




SPEC.


MODE NO. FDCC0802B-RNNYBS

PAGE 8/21

6.3.1 WRITE MODE TIMING DIAGRAM



6.3.2 READ MODE TIMING DIAGRAM







MODE NO.
FDCC0802B-RNNYBS


PAGE

9/21

7. EXTERNAL DIMENSIONS










MODE NO. FDCC0802B-RNNYBS

PAGE 10/21

8.PIN ASSIGNMENT

PIN	SYMBOL	FUNCTION
1	Vss	GND
2	Vdd	Power supply for LCM (+5.0V)
3	V0	Contrast Adjust
4	RS	Register Select Signal
5	R/W	Data Read / Write
6	E	Enable Signal
7-14	DB0 - DB7	Data bus line
Α	NC	No connection
K	NC	No connection

9.POWER SUPPLY



10. REFLECTOR OF SCREEN AND DDRAM ADDRESS

									1	T
Display position	1-1	1-2	1-3	1-4	1-5	1-6	1-7	1-8		¦
DDRAM address	00	01	02	03	04	05	06	07	08	09
Display position			 	 	 	i i	 	i !	! !	
DDRAM address	0A	0B	0C	0D	0E	0F	10	11	12	13
Display position				 	 	i i	 	 	 	
DDRAM address	14	15	16	17	18	19	1A	1B	1C	1D
Display position			 	 	 	i i	 	 	i !	i i i
DDRAM address	1E	1F	20	21	22	23	24	25	26	27
Display position	2-1	2-2	2-3	2-4	2-5	2-6	2-7	2-8		; !
DDRAM address	40	41	42	43	44	45	46	47	48	49
Display position						i i		i i		
DDRAM address	4A	4B	4C	4D	4E	4F	50	51	52	53
Display position						 		 	 	
							<i>-</i> ^		50	ED
DDRAM address	54	55	56	57	58	59	5A	5B	5C	5D
DDRAM address Display position	54	55	56	5/	58	59	ЭА	5B	50	טט

¹⁻¹ means first character of line 1 on screen



MODE NO. FDCC0802B-RNNYBS

PAGE 11/21

11. INSTRUCTION TABLE

				Inst	ructio	on Co	de					Execution
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Description	Time(fosc= 270kHz)
Clear Display	0	0	0	0	0	0	0	0	0	1	Write 20H to DDRAM set DDRAM address to 00H from AC	1.52ms
Return Home	0	0	0	0	0	0	0	0	1	-	Set DDRAM address to 00H from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.	1.52ms
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	SH	Assign cursor moving direction and enable the shift of entire display	38 µs
Display ON/OFF Control	0	0	0	0	0	0	1	D	С	В	Set display(D) cursor(C) and blinking of cursor(B) on/off	38 µs
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	-	-	Set cursor moving and display shift control bit, and the direction, without changing DDRAM data	38 µs
Function Set	0	0	0	0	1	DL	N	F	-	-	Set interface data length(DL:8bit/4bit), number of display line (N:2line/1line) and,display font type F:5X11dots / 5X8dots	38 µs
Set CGRAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter	38 µs
Set DDRAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter	38 µs
Read Busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Whether during internal operation or not can be known by reading BF The contents of address counter can also be read	0 µs
Write Data to RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM/CGRAM)	38 µs
Read data from RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM/CGRAM)	38 µs



MODE NO. FDCC0802B-RNNYBS

PAGE 12/21

12. INSTRUCTION DESCRIPTION

A. Clear Display

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing 20H (space code) to all DDRAM address, and set DDRAM address to 00H into AC (address counter).

Return cursor to the original status, namely, bring the cursor to the left edge on the first line of the display.

Make the entry mode increment (I/D = HIGH)

B. Return Home

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	1	-

Set DDRAM address to 00H into the address counter.

Return cursor to its original site and return display to its original status, if shifted. Contents of DDRAM does not change.

C. Entry Mode Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	SH

Set the moving direction of cursor and display.

I/D:Increment /decrement of DDRAM address(cursor or blink)

I/D=High,cursor/blink moves to right and DDRAM address is increased by 1.

I/D=low,cursor/blink moves to left and DDRAM address is decreased by 1.

*CGRAM operates the same way as DDRAM, when reading from or writing to CGRAM.

SH:Shift of entire display

When DDRAM read (CGRAM read/write) operation or SH=Low, shifting of entire display is not performed.if SH=High, and DDRAM write operation, shift of entire display is performed according to I/D value(I/D=High,shift left, I/D=Low, shift right).



MODE NO. FDCC0802B-RNNYBS

PAGE 13/21

D. Display ON/OFF Control

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	С	В

D:Display ON/OFF control bit

When D=High, entire display is turned on.

When D=Low, display is turned off, but display data remains in DDRAM.

C:Cursor ON/OFF control bit

When C=High, cursor is turned on.

When C=Low, cursor is disappeared in current display, but I/D register preserves its data.

B:Cursor Blink ON/OFF control bit

When B=High, cursor blink is on, which performs alternately between all the High data and display characters at the cursor position.

When B=Low ,blink is off.

E. Cursor or Display Shift

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	•	-

Shifting of right/left cursor position or display without writing or reading of display data.

This instruction is used to correct or search display data.

During 2-line mode display, cursor moves to the 2nd line after the 40th digit of the 1st line.

Note that display shift is performed simultaneously in all the lines.

When displayed data is shifted repeatedly, each line is shifted individually.

When display shift is performed, the contents of the address counter are not changed.

S/C	R/L	Operation
0	0	Shift cursor to the left, AC is decreased by 1
0	1	Shift cursor to the right, AC is increased by 1
1	0	Shift all the display to the left,cursor moves according to the display
1	1	Shift all the display to the right, cursor moves according to the display



MODE NO. FDCC0802B-RNNYBS

PAGE 14/21

F. Function set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	1	DL	N	F	-	-

DL:Interface data length control bit

When DL=High, it means 8-bit bus mode with MPU.

When DL=Low, it means 4-bit bus mode with MPU.

When 4-bit bus mode, it needs to transfer 4-bit data twice.

N:Display line number control bit

When N=Low, 1-line display mode is set.

When N=High, 2-line display mode is set.

F:Display font type control bit

When F=Low, 5x8 dots format display mode is set.

When F=High, 5x11 dots format display mode.

G. Set CGRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0

Set CGRAM address to AC.

This instruction makes CGRAM data available from MPU.

H. Set DDRAM Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Set DDRAM address to AC.

This instruction makes DDRAM data available from MPU.

When 1-line display mode (N=Low), DDRAM address is from 00H to 4FH In 2-line display mode(N=High), DDRAM address in the 1st line is from 00H to 27H and DDRAM address in the 2nd line is from 40H to 67H



MODE NO. FDCC0802B-RNNYBS

PAGE 15/21

Read Busy Flag & Address

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction shows whether IC is in internal operation or not.

If BF is High, internal operation is in progress and shall wait until BF is to be Low, which by then the next instruction can be performed. In this instruction you and also read the value of the address counter.

Write data to RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Write binary 8-bit data to DDRAM/CGRAM.

The selection of RAM from DDRAM, and CGRAM, is set by the previous address set instruction(DDRAM address set, CGRAM address set).

RAM set instruction can also determine the AC direction to RAM.

After write operation, the address is automatically increased /decreased by 1,according the entry mode.

K. Read data from RAM

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	1	D7	D6	D5	D4	D3	D2	D1	D0

Read binary 8-bit data from DDRAM/CGRAM.

The selection of RAM is set by the previous address set instruction. If the address set instruction of RAM is not performed before this instruction, the data that has been read first is invalid, as the direction of AC is not yet determined. If RAM data is read several times without RAM address instructions set before read operation, the correct RAM data can be obtained from the second. But the first data would be incorrect, as there is no time margin to transfer RAM data.



SPEC.

MODE NO. FDCC0802B-RNNYBS

PAGE 16/21

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction, it also transfers RAM data to output data register.

After read operation, address counter is automatically increased/decreased by 1 according to the entry mode.

After CGRAM read operation, display shift may not be executed correctly.

Note:In case of RAM write operation,AC is increased/decreased by 1 as in read operation.

At this time, AC indicates the next address position, but only the previous data can be read by the read instruction.

13. RELATIONSHIP BETWEEN CHARACTER CODE AND CGRAM

	С	ha	rac	ter o	COC	le		C	GR	AM	Ad	dre	SS			CG	RAI	M D	ata			Pattern
D7	D6	D5	D4	D3	D2	2 D1	D0	A5	A4	А3	A2	A1	Α0	P7	P6	P5	P4	P3	P2	P1	P0	number
0	0	0	0	Х	0	0	0	0	0	0	0	0	0	Х	Χ	Χ	0	1	1	1	0	pattern 1
											0	0	1	Х	Χ	Х	1	0	0	0	1	
											0	1	0	Х	Χ	Х	1	0	0	0	1	
											0	1	1	Х	Χ	Х	1	1	1	1	1	
											1	0	0	Х	Χ	Х	1	0	0	0	1	
											1	0	1	Х	Χ	Х	1	0	0	0	1	
											1	1	0	Х	Χ	Х	1	0	0	0	1	
											1	1	1	Х	Χ	Χ	0	0	0	0	0	
0	0	0	0	Х	1	1	1	0	0	0	0	0	0	Х	Х	Х	1	0	0	0	1	pattern8
											0	0	1	Х	Χ	х	1	0	0	0	1	
											0	1	0	Х	Χ	Х	1	0	0	0	1	
											0	1	1	Х	Χ	Х	1	1	1	1	1	
											1	0	0	Х	Χ	Х	1	0	0	0	1	
											1	0	1	Х	Χ	Х	1	0	0	0	1	
											1	1	0	Х	Χ	Х	1	0	0	0	1	
											1	1	1	Х	Х	Х	0	0	0	0	0	

14. DISPLAY DATA RAM(DDRAM)

DDRAM stores display data of maximum 80x8 bits(80 characters). DDRAM address is set in the address counter(AC) as a hexadecimal number

MSB						LSB
AC6	AC5	AC4	AC3	AC2	AC1	AC0




SPEC.

MODE NO. FDCC0802B-RNNYBS

PAGE 17/21

15. INITIALIZATION

15.1 8-bit interface mode (Condition: fosc = 270KHZ)






SPEC.

MODE NO. FDCC0802B-RNNYBS

PAGE 18/21

15.2 4-bit interface mode (Condition: fosc = 270KHZ)






MODE NO. FDCC0802B-RNNYBS


PAGE 19/21

16.INTERFACE TO MPU





Data transfer is made through all 8 bus lines from DB0 to DB7



If Interface Data Is 4-bit Long

Data transfer is accomplished through 4 bus lines from DB4 to DB7. (while the rest of 4 bus lines from DB0 toDB3 are not used.)

Data transfer is completed when 4-bits of data is transferred twice.(upper 4-bits of data, then lower 4-bits of data.)

Features

- 1. Interface to an 8-bit or 4-bit MPU is available.
- 2. 192 types of alphanumeric, symbols and special characters can be displayed with the built - in character generator (ROM).
- 3. Other preferred characters can be displayed by character generator (RAM).
- 4. Various instructions may be programmed.
 - Clear display
 - Cursor at home
 - On/Off cursor
 - Blink character
 - Shift display
 - Shift cursor
 - Read/Write display data .etc.
- 5. Compact and light weight design which can easily be integrated into end products.
- 6. Single power supply +5V drive (except for extended temperature type).
- 7. Low power consumption.



MODE NO. FDCC0802B-RNNYBS

PAGE 20/21

17. STANDARD FONT MAP

Upper										1	l	I		Ι		
4bit Lower 4bit	LLLL	LLLH	LLHL	LLHH	LHLL	LHLH	LHHL	LHHH	HLLL	HLLH	HLHL	HLHH	HHLL	ннцн	HHHL	
LLLL	CG RAM (1)															
LLLH	(2)															
LLHL	(3)															
LLHH	(4)															
LHLL	(5)															
LHLH	(6)															
LHHL	(7)															
LHHH	(8)															
HLLL	(1)															
HLLH	(2)															
HLHL	(3)															
ньнн	(4)															
HHLL	(5)															
HHLH	(6)															
HHHL	(7)															
нннн	(8)															



SPEC.

MODE NO. FDCC0802B-RNNYBS

PAGE 21/21

18. PACKING DETAIL

WITH LED BKL
45 PCS/BOX
10 BOXES/CARTON
450 PCS/CARTON
18.00 KGS/CTN(G.W.)
0.07 M ³ /CARTON

WITHOUT LED BKL 45 PCS/BOX **10 BOXES/CARTON 450 PCS/CARTON** 16.00 KGS/CTN(G.W.)

NOTE

- 1. The weight is estimated for reference only.
- 2. Packing detail may be changed without notice.
- 3. FORDATA prefer 450PCS order quantity to 500PCS for full packing cause.

