Document Title

128Kx8 bit Low Power CMOS Static RAM

Revision History

Revision No.	<u>History</u>	<u>Draft Data</u>	<u>Remark</u>
0.0	Design target	October 12, 1998	Preliminary
1.0	Finalize - Improve twp form 55ns to 50ns for 70ns product Remove 55ns speed bin for industrial product.	August 30, 1999	Final
1.01	Errata correction	December 1, 1999	

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserves the right to change the specifications and products. SAMSUNG Electronics will answer to your questions. If you have any questions, please contact the SAMSUNG branch offices.



128Kx8 bit Low Power CMOS Static RAM

FEATURES

- Process Technology: TFTOrganization: 128Kx8
- Power Supply Voltage: 4.5~5.5V
- Low Data Retention Voltage: 2V(Min)
- Three state output and TTL Compatible
- Package Type: 32-DIP-600, 32-SOP-525, 32-TSOP1-0820F

GENERAL DESCRIPTION


The KM681000E families are fabricated by SAMSUNG's advanced CMOS process technology. The families support various operating temperature ranges and have various package types for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

PRODUCT FAMILY

				Power Di			
Product Family	Operating Temperature	Vcc Range	Speed	Standby (ISB1, Max)	Operating (Icc2, Max)	PKG Type	
KM681000EL	Commercial(0~70°C)	4.5~5.5V	55¹\/70ns	50μΑ		32-DIP, 32-SOP	
KM681000EL-L	Commercial(0~70 C)			10μΑ	50mA	32-TSOP1-0820F	
KM681000ELI	Industrial(-40~85°C)		70ns	50μΑ	John	32-SOP -525	
KM681000ELI-L	industrial(-40~05 C)		70115			32-TSOP1-0820F	


^{1.} The parameters are tested with 50pF test load

PIN DESCRIPTION



Name	Function
CS ₁ , CS ₂	Chip Select Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/O1~I/O8	Data Inputs/Outputs
A0~A16	Address Inputs
Vcc	Power
Vss	Ground
N.C.	No Connection

FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PRODUCT LIST

Commercial Temp	erature Products(0~70°C)	Industrial Temperature Products(-40~85°C)			
Part Name	Function	Part Name	Function		
KM681000ELP-5 KM681000ELP-7	32-DIP, 55ns, Low Power 32-DIP, 70ns, Low Power	KM681000ELGI-7 KM681000ELGI-7L	32-SOP, 70ns, Low Power 32-SOP, 70ns, Low Low Power		
KM681000ELP-5L KM681000ELP-7L	32-DIP, 55ns, Low Low Power 32-DIP, 70ns, Low Low Power	KM681000ELTI-7L	32-TSOP F, 70ns, Low Low Power		
KM681000ELG-5 KM681000ELG-7 KM681000ELG-5L KM681000ELG-7L	32-SOP, 55ns, Low Power 32-SOP, 70ns, Low Power 32-SOP, 55ns, Low Low Power 32-SOP, 70ns, Low Low Power				
KM681000ELT-5L KM681000ELT-7L	32-TSOP F, 55ns, Low Low Power 32-TSOP F, 70ns, Low Low Power				

FUNCTIONAL DESCRIPTION

CS ₁	CS ₂	OE	WE	I/O	Mode	Power
Н	X ¹⁾	X ¹⁾	X ¹⁾	High-Z	Deselected	Standby
X ¹⁾	L	X ¹⁾	X ¹⁾	High-Z	High-Z Deselected	
L	Н	Н	Н	High-Z	Output Disabled	Active
L	Н	L	Н	Dout	Read	Active
L	Н	X ¹⁾	L	Din	Write	Active

^{1.} X means don't care (Must be in high or low states)

ABSOLUTE MAXIMUM RATINGS1)

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	Vin,Vout	-0.5 to 7.0	V	-
Voltage on Vcc supply relative to Vss	Vcc	-0.5 to 7.0	V	-
Power Dissipation	Po	1.0	W	-
Storage temperature	Тѕтс	-65 to 150	°C	-
Operating Temperature	TA	0 to 70	°C	KM681000EL
operating reimperature		-40 to 85	°C	KM681000ELI

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



RECOMMENDED DC OPERATING CONDITIONS(1)

Item	Symbol	Product	Min	Тур	Max	Unit
Supply voltage	Vcc	KM681000E Family	4.5	5.0	5.5	V
Ground	Vss	All Family	0	0	0	V
Input high voltage	ViH	KM681000E Family	2.2	-	Vcc+0.5 ²⁾	V
Input low voltage	VIL	KM681000E Family	-0.5 ³⁾	-	0.8	V

- 1. Commercial Product: T_A=0 to 70°C, and Industrial Product: T_A=-40 to 85°C, otherwise specified
- 2. Overshoot : Vcc+3.0V in case of pulse width≤30ns
- 3. Undershoot : -3.0V in case of pulse width≤30ns
 4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	VIN=0V	-	6	pF
Input/Output capacitance	Сю	Vio=0V	-	8	pF

^{1.} Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Тур	Max	Unit
Input leakage current	Iц	VIN=Vss to Vcc	-1	-	1	μΑ
Output leakage current	llo			-	1	μΑ
Operating power supply current	Icc	IIO=0mA, CS1=VIL, CS2=VIH, VIN=VIH or VIL, Read	-	-	10	mA
Average operating current	ICC1	Cycle time=1µs, 100%duty, Iio=0mA, CS₁≤0.2V, CS₂≥Vcc-0.2V, ViN≤0.2V	-	-	7	mA
Average operating current	ICC2	Cycle time=Min, 100% duty, Iio=0mA, CS1=VIL, CS2=VIH, VIN=VIH or VIL	-	-	50	mA
Output low voltage	Vol	IoL=2.1mA	-	-	0.4	V
Output high voltage	Voн	IOH=-1.0mA	2.4	-	-	V
Standby Current(TTL)	Isb	CS₁=VIH, CS2=VIL, Other inputs=VIH or VIL	-	-	3	mA
Standby Current(CMOS)	ISB1	CS ₁ ≥Vcc-0.2V, CS ₂ ≥Vcc-0.2V or CS ₂ ≤0.2V, Other inputs=0~Vcc	-	-	50 ¹⁾	μΑ


^{1.} $50\mu A$ for Low power product, in case of Low Low power products are comercial= $10\mu A$, industrial= $15\mu A$.



AC OPERATING CONDITIONS

TEST CONDITIONS (Test Load and Input/Output Reference)

Input pulse level: 0.8 to 2.4V
Input rising and falling time: 5ns
Input and output reference voltage:1.5V
Output load(see right): CL=100pF+1TTL
CL=50pF+1TTL



1. Including scope and jig capacitance

AC CHARACTERISTICS (Vcc=4.5~5.5V, Commercial Product : Ta=0 to 70°C, Industrial Product : Ta=-40 to 85°C)

_								
	Parameter List	Symbol	55	ins	70ns		Units	
			Min	Max	Min	Max		
	Read cycle time	trc	55	-	70	-	ns	
	Address access time	tAA	-	55	-	70	ns	
	Chip select to output	tco1, tco2	-	55	-	70	ns	
	Output enable to valid output	toe	-	25	-	35	ns	
Read	Chip select to low-Z output	tLZ	10	-	10	-	ns	
	Output enable to low-Z output	toLz	5	-	5	-	ns	
	Chip disable to high-Z output	tHZ	0	20	0	25	ns	
	Output disable to high-Z output	tonz	0	20	0	25	ns	
	Output hold from address change	tон	10	-	10	-	ns	
	Write cycle time	twc	55	-	70	-	ns	
	Chip select to end of write	tcw	45	-	60	-	ns	
	Address set-up time	tas	0	-	0	-	ns	
	Address valid to end of write	taw	45	-	60	-	ns	
Write	Write pulse width	twp	40	-	50	-	ns	
VVIIIC	Write recovery time	twr	0	-	0	-	ns	
	Write to output high-Z	twnz	0	20	0	25	ns	
	Data to write time overlap	tow	20	-	25	-	ns	
	Data hold from write time	tDH	0	-	0	-	ns	
	End write to output low-Z	tow	5	-	5	-	ns	

DATA RETENTION CHARACTERISTICS


Item	Symbol	Test Condition		Min	Тур	Max	Unit
Vcc for data retention	VDR			2.0	-	5.5	V
Data retention current			KM681000EL	-	-	20	- μΑ
	IDR	Vcc=3.0V, CS 1≥Vcc-0.2V ¹⁾	KM681000EL-L	-	-	10	
			KM681000ELI	-	-	25	
			KM681000ELI-L	-	-	10	
Data retention set-up time	tsdr	See data retention waveform			-	-	ms
Recovery time	trdr	- Occ data retention wavelonii	5	-	-	1113	

^{1.} $\overline{\text{CS}}_1 \ge \text{Vcc-0.2V}$, $\text{CS}_2 \ge \text{Vcc-0.2V}$ ($\overline{\text{CS}}_1$ controlled) or $\text{CS}_2 \le 0.2 \text{V}$ (CS_2 controlled)




TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS1=OE=VIL, CS2=WE=VIH)



TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage
- 2. At any given temperature and voltage condition, thz(Max.) is less than tLz(Min.) both for a given device and from device to device interconnection.



TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)





TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)



NOTES (WRITE CYCLE)


- 1. A write occurs during the overlap of a low \overline{CS}_1 , a high \overline{CS}_2 and a low \overline{WE} . A write begins at the latest transition among \overline{CS}_1 goes low, \overline{CS}_2 going high and \overline{WE} going low : A write end at the earliest transition among \overline{CS}_1 going high, \overline{CS}_2 going low and \overline{WE} going high, twp is measured from the beginning of write to the end of write.


 2. tcw is measured from the \overline{CS}_1 going low or \overline{CS}_2 going high to the end of write.

 3. tAS is measured from the address valid to the beginning of write.

- 4. twR is measured from the end of write to the address change. twR1 applied in case a write ends as CS1 or WE going high twR2 applied in case a write ends as CS2 going to low.

DATA RETENTION WAVE FORM









PACKAGE DIMENSIONS 32 DUAL INLINE PACKAGE (600mil)

Units: millimeters(inches)



32 PLASTIC SMALL OUTLINE PACKAGE (525mil)





PACKAGE DIMENSIONS

Units: millimeters(inches)

32 PIN THIN SMALL OUTLINE PACKAGE TYPE I (0820F)

