#### **INSTRUCTION SET**

Arithr	Arithmetic Operations				
ADD	A,source	add source to A	1,2	12	
ADD	A,#data	add source to A	2	12	
ADDC	A,source	add with carry	1,2	12	
ADDC	A,#data	add with carry	2	12	
SUBB	A,source	subtract from A	1,2	12	
SUBB	A,#data	with borrow	2	12	
INC	Α		1	12	
INC	source	increment	1,2	12	
INC	DPTR *		1	24	
DEC	Α		1	12	
DEC	source	increment 1,	1,2	12	
MUL	AB	multiply A by B	1	48	
DIV	AB	divide A by B	1	48	
DA	A	decimal adjust	1	12	

DA A	decimal adjust	'	12
Data Transfer Op	erations	byles	OS period
MOV A,source		1,2	12
MOV A,#data		2	12
MOV dest,A	move source to destination	1,2	12
MOV dest,source	to destination	1,2,3	24
MOV dest,#data		2,3	12,24
MOV DPTR,#data16		3	24
MOVC A,@A+DPTR	move from code memory	1	24
MOVC A,@A+PC	code memory	1	24
MOVX A,@Ri		1	24
MOVX A,@DPTR	move to/from	1	24
MOVX @Ri,A	data memory	1	24
MOVX @DPTR,A		1	24
PUSH direct	push onto stack	2	24
POP direct	pop from stack	2	24
XCH A,source	exchange bytes	1,2	12
XCHD A,@Ri	exchg low digits	1	12

хспр	A,@KI	excrig low digits	,	12	
Program Branching					
ACALL	. addr11	call subroutine	2	24	
LCALL	addr16	call subroutine	3	24	
RET		return from sub.	1	24	
RETI		return from int.	1	24	
AJMP	addr11		2	24	
LJMP	addr16		3	24	
SJMP	rel	jump	2	24	
JMP	@A+DPTR		1	24	
JZ	rel	jump if A = 0	2	24	
JNZ	rel	jump if A not 0	2	24	
CJNE	A,direct,rel		3	24	
CJNE	A,#data,rel	compare and	3	24	
CJNE	Rn,#data,rel	jump if not equal	3	24	
CJNE	@Ri,#data,rel		2	24	
DJNZ	Rn,rel	decrement and	2	24	
DJNZ	direct, rel	jump if not zero	3	24	
NOP		no operation	1	12	

## Legend

Rn	register addressing using R0-R7	
direct	8bit internal address (00h-FFh)	
@Ri	indirect addressing using R0 or R1	
source	any of [Rn, direct, @Ri]	
dest	any of [Rn, direct, @Ri]	
#data	8bit constant included in instruction	
#data16	16bit constant included in instruction	
bit	8bit direct address of bit	
rel	signed 8bit offset	
addr11	11bit address in current 2K page	
addr16	16bit address	

INC DPTR increments the 24bit value DPP/DPH/DPL

Logic	al Operation	าร	th/les	OS Perior	•
ANL	A,source		1,2	12	
ANL	A,#data	logical AND	2	12	
ANL	direct,A	logical AND	2	12	
ANL	direct,#data		3	24	
ORL	A,source		1,2	12	
ORL	A,#data	logical OR	2	12	
ORL	direct,A	logical OK	2	12	
ORL	direct,#data		3	24	
XRL	A,source		1,2	12	
XRL	A,#data	In aired YOR	2	12	
XRL	direct,A	logical XOR	2	12	
XRL	direct,#data		3	24	
CLR	Α	clear A to zero	1	12	
CPL	Α	complement A	1	12	
RL	A	rotate A left	1	12	
RLC	A	through C	1	12	
RR	A	rotate A right	1	12	
RRC	Α	through C	1	12	
SWAP	A	swap nibbles	1	12	

Boole	an Variable	Manipulation	194 <sup>105</sup>	OS Perio
CLR	С	clear bit to zero	1	12
CLR	bit	clear bit to zero	2	12
SETB	С	set bit to one	1	12
SETB	bit	set bit to one	2	12
CPL	С		1	12
CPL	bit	complement bit	2	12
ANL	C,bit	AND bit with C	2	24
ANL	C,/bit	NOTbit with C	2	24
ORL	C,bit	OR bit with C	2	24
ORL	C,/bit	NOTbit with C	2	24
MOV	C,bit	move bit to bit	2	12
MOV	bit,C	move bit to bit	2	24
JC	rel	jump if C set	2	24
JNC	rel	jmp if C not set	2	24
JB	bit,rel	jump if bit set	3	24
JNB	bit,rel	jmp if bit not set	3	24
JBC	bit, rel	jmp&clear if set	3	24

#### **ASSEMBLER DIRECTIVES**

EQU	define symbol	DW
DATA	define internal memory symbol	ORG
IDATA	define indirect addressing symbol	END
XDATA	define external memory symbol	CSEC
BIT	define internal bit memory symbol	XSEG
CODE	define program memory symbol	DSEC
DS	reserve bytes of data memory	ISEG
DBIT	reserve bits of bit memory	
DB	store byte values in program memory	BSEG

store word values in program memory set segment location counter end of assembly source file select program memory space select external data memory space select internal data memory space select indirectly addressed internal data memory space select bit addressable memory space

#### **PIN FUNCTIONS**

1	P1.0 / ADC0 / T2
2	P1.1 / ADC1 / T2EX
3	P1.2 / ADC2
4	P1.3 / ADC3
5	AV <sub>DD</sub>
6	AGND
7	Cref
8	VREF
9	DAC0
10	DAC1
11	P1.4 / ADC4
12	P1.5 / ADC5 / SS
13	P1.6 / ADC6




14	P1.7 / ADC7
15	RESET
16	P3.0 / RxD
17	P3.1 / TxD
18	P3.2 / ĪNT0
19	P3.3 / INT1 / MISO
20	DV <sub>DD</sub>
21	DGND
22	P3.4 / T0
23	P3.5 / T1 / CONVST
24	P3.6 / WR
25	P3.7 / RD
26	SCLOCK

27	SDATA / MOSI
28	P2.0 / A8 / A16
29	P2.1 / A9 / A17
30	P2.2 / A10 / A18
31	P2.3 / A11 / A19
32	XTAL1 (in)
33	XTAL2 (out)
34	DV <sub>DD</sub>
35	DGND
36	P2.4 / A12 / A20
37	P2.5 / A13 / A21
38	P2.6 / A14 / A22
39	P2.7 / A15 / A23

40	ĒĀ
41	PSEN
42	ALE
43	P0.0 / AD0
44	P0.1 / AD1
45	P0.2 / AD2
46	P0.3 / AD3
47	DGND
48	DVDD
49	P0.4 / AD4
50	P0.5 / AD5
51	P0.6 / AD6
52	P0.7 / AD7

#### PROGRAM MEMORY SPACE (read only)



#### **INTERRUPT VECTOR ADDRESSES**

Interrupt Bit	Interrupt Name	Vector Address	Priority within Level
PSMCON.5	Power Supply Monitor Interrupt	43h	1
IE0	External Interrupt 0	03h	2
ADCI	End of ADC Conversion Interrupt	33h	3
TF0	Timer0 Overflow Interrupt	0Bh	4
IE1	External Interrupt 1	13h	5
TF1	Timer1 Overflow Interrupt	1Bh	6
ISPI/I2CI	SPI/I2C Interrupt	3Bh	7
RI/TI	UART Interrupt	23h	8
TF2/EXF2	Timer2 Interrupt	2Bh	9



# ADuC812

# MicroConverter® **Quick Reference Guide**

#### a "Data Acquisition System on a Chip"

the ADuC812 is: ADC: 12bit, 5µs, 8channel, self calibrating

0.5LSB INL & 70dB SNR


DAC: dual, 12bit, 15µs, voltage output 1LSB DNL

Flash/EEPROM: 8K bytes Flash/EE program memory 640 bytes Flash/EE data memory

microcontroller: industry standard 8052 DC to 16MHz, up to 1.3MIPS, 32 I/O lines

other on-chip features: temperature sensor, power supply monitor, watchdog timer, flexible serial interface ports, precision voltage reference

### **FUNCTIONAL BLOCK DIAGRAM**



www.analog.com/microconverter

PRINTED IN U.S.A

REV. B

decimal address	HEX address	LOWER RAM											
127	∓ % 7Fh			1									
		Gen	eral Purpose Area	MSB address							LSB address		
48	30h			MSE			(bit add	resses)			LSB		
47	2Fh			7Fh	7Eh	7Dh	7Ch	7Bh	7Ah	79h	78h		
46	2Eh			77h	76h	75h	74h	73h	72h	71h	70h		
45	2Dh			6Fh	6Eh	6Dh	6Ch	6Bh	6Ah	69h	68h		
44	2Ch			67h	66h	65h	64h	63h	62h	61h	60h		
43	2Bh			5Fh	5Eh	5Dh	5Ch	5Bh	5Ah	59h	58h		
42	2Ah			57h	56h	55h	54h	53h	52h	51h	50h		
41	29h	Bit	Addressable Area	4Fh	4Eh	4Dh	4Ch	4Bh	4Ah	49h	48h		
40	28h	Aicu		47h	46h	45h	44h	43h	42h	41h	40h		
39	27h			3Fh	3Eh	3Dh	3Ch	3Bh	3Ah	39h	38h		
38	26h			37h	36h	35h	34h	33h	32h	31h	30h		
37	25h			2Fh	2Eh	2Dh	2Ch 24h	2Bh	2Ah	29h	28h		
36 35	24h 23h			27h 1Fh	26h 1Eh	25h 1Dh	1Ch	23h 1Bh	22g 1Ah	21h 19h	20h 18h		
35	23h 22h			1Fh 17h	1En	1Dh 15h	10h	18h	1An 12h	19h 11g	18h		
33	22n 21h			0Fh	0Eh	0Dh	0Ch	0Bh	0Ah	09h	08h		
32	20h			07h	06h	05h	04h	03h	02h	01h	00h		
31	1Fh	R7		5711	5511	5511	0 111	5511	OEII	0111	5511		
30	1Eh	R6											
29	1Dh	R5											
28	1Ch	R4	Register	DATA MEMORY SPACE (read/write area)									
27	1Bh	R3	Bank 3										
26	1Ah	R2		·	•								
25	19h	R1											
24	18h	R0		9F	h (r	age 159	9) =	F	FFFF	Fh 🗍			
23	17h	R7											
22	16h	R6			~~		$\approx$			$\approx$		$\stackrel{\downarrow}{\approx}$	
					Ť		$\Rightarrow$			$\approx$		$\rightleftharpoons$	
21	15h	R5				40 byte				$\approx$		≈	
21 20	15h 14h		Register Bank 2		(16	60 páge data	es)			≈		≈	
		R5	Register Bank 2		(16	60 page data lash/E	es)			$\approx$		$\approx$	
20 19 18	14h 13h 12h	R5 R4 R3 R2	Register Bank 2		(16 F (a	60 page data lash/E ccessib through	E ole			*		$\approx$	
20 19 18 17	14h 13h 12h 11h	R5 R4 R3 R2 R1	Register Bank 2		(16 F (a	data lash/E	E ole			$\approx$	externa data	$\approx$	
20 19 18 17	14h 13h 12h 11h 10h	R5 R4 R3 R2 R1 R0	Register Bank 2		(16 F (a	data data lash/E ccessik through SFRs)	E ole						
20 19 18 17 16	14h 13h 12h 11h 10h 0Fh	R5 R4 R3 R2 R1 R0	Register Bank 2	000	(16 F (a	60 page data lash/E ccessib through	E ole			ı	data	/	
20 19 18 17 16 15	14h 13h 12h 11h 10h 0Fh 0Eh	R5 R4 R3 R2 R1 R0 R7	Register Bank 2	00	(16 F (a	data data lash/E ccessik through SFRs)	E ole			ı	data nemory	/ S	
20 19 18 17 16 15 14	14h 13h 12h 11h 10h 0Fh 0Eh	R5 R4 R3 R2 R1 R0 R7 R6 R5	Bánk 2	000	(16 F (a	data data lash/E ccessik through SFRs)	E ole			ı	data nemory	/ S	
20 19 18 17 16 15 14 13	14h 13h 12h 11h 10h 0Fh 0Eh 0Dh	R5 R4 R3 R2 R1 R0 R7 R6 R5	Register Bank 2 Register Bank 1	OC FF	(16 F (a)	60 page data lash/Eccessilthrough SFRs)	E ole			ı	data nemory	/ S	
20 19 18 17 16 15 14 13 12 11	14h 13h 12h 11h 10h 0Fh 0Eh 0Dh 0Ch	R5 R4 R3 R2 R1 R0 R7 R6 R5 R4	Bank 2		(16 F (a 1	data data data data data data data data	E les	SFRs (direct		ı	data nemory	/ S	
20 19 18 17 16 15 14 13 12 11	14h 13h 12h 11h 10h 0Fh 0Eh 0Dh 0Ch 0Bh	R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2	Bank 2		(16 F (a)	data lash/E ccessit through SFRs)  page 0	E Dile I	(direct	ng	ı	data nemory	/ S	
20 19 18 17 16 15 14 13 12 11 10 9	14h 13h 12h 11h 10h 0Fh 0Eh 0Dh 0Ch 0Bh 0Ah	R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1	Bank 2		(16 F (a)	data lash/E ccessil through SFRs)  page 0  28 byte per RA indirect	E Dile I	(direct	ng	ı	data nemory	/ S	
20 19 18 17 16 15 14 13 12 11 10 9	14h 13h 12h 11h 10h 0Fh 0Eh 0Dh 0Ch 0Bh 0Ah 09h	R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0	Bank 2		(16	page 0  28 byte per RA indiresii only)  28 byte 28 byte	E Dile Dile Dile Dile Dile Dile Dile Dile	(direct	ng	ı	data nemory	/ S	
20 19 18 17 16 15 14 13 12 11 10 9 8	14h 13h 12h 11h 10h 0Fh 0Eh 0Dh 0Ch 0Bh 0Ah	R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1	Bank 2		(16) Fh (a) 1. up	page 0  28 byte per RA indirection  28 byte per RA indirection  28 byte wer RA	E ole	(direct	ng	ı	data nemory	/ S	
20 19 18 17 16 15 14 13 12 11 10 9 8 7	14h 13h 12h 11h 10h 0Fh 0Eh 0Dh 0Ch 0Bh 0Ah 09h 08h	R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0	Bank 2	FF	(16 F (a 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	page 0  28 byte per RA indirect of indirec	es) E ole	(direct	ng	ı	data nemory	/ S	
20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	14h 13h 12h 11h 10h 0Fh 0Eh 0Dh 0Ch 0Bh 0Ah 09h 08h	R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7	Register Bank 1	FF	(16 F (a) 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	page 0  28 byte per RA indirect of indirec	es) E ole	(direct Idressi only)	ng	r ( ad	data nemory	/ S	
20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	14h 13h 12h 11h 10h 0Fh 0Eh 0Dh 0Ch 0Bh 0Ah 09h 08h 07h	R5 R4 R3 R2 R1 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R5	Bank 2  Register Bank 1	FF	(16 F (a 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	page 0  28 byte per RA indirect of indirec	es) E ole	(direct Idressi only)		r ( ad	data nemory	/ S	
20 19 18 17 16 15 14 13 12 11	14h 13h 12h 11h 10h 0Fh 0Eh 0Dh 0Ch 0Bh 0Ah 09h 08h 07h 06h 05h	R5 R4 R3 R2 R1 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R4 R5 R4 R4	Register Bank 1	FF	(16 F (a 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	page 0  28 byte per RA indirect of indirec	es) E ole	(direct Idressi only)		r ( ad	data nemory	/ S	
20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3	14h 13h 12h 11h 10h 0Fh 0Eh 0Dh 0Ch 0Bh 0Ah 09h 08h 07h 06h 05h	R5 R4 R3 R2 R1 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3	Register Bank 1	FF	(16 F (a 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	page 0  28 byte per RA indirect of indirec	es) E ole	(direct Idressi only)		r ( ad	data nemory	/ S	
20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	14h 13h 12h 11h 10h 0Fh 0Ch 0Ch 0Bh 0Ah 09h 08h 07h 06h 05h 04h 07h 06h 07h	R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2	Register Bank 1	FF	(16 F (a 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	page 0  28 byte per RA indirect of indirec	es) E ole	(direct Idressi only)		r ( ad	data nemory	/ S	
20 19 18 17 16 15 14 13 12 11 10 9 8 8 7 6 6 5 4 3 2 1	14h 13h 12h 11h 10h 0Fh 0Eh 0Dh 0Ah 09h 08h 07h 06h 05h 06h 07h 06h 07h 06h 07h 07h 07h 07h 07h 07h 07h 07h 07h 07	R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R3 R2 R1 R0 R7 R6 R5 R4 R7 R6 R7 R7 R6 R7 R7 R8 R8 R9 R9 R9 R9 R9 R9 R9 R9 R9 R9 R9 R9 R9	Register Bank 1	FF	(16 Ff (a 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	page 0  28 byte per RA indirect of indirec	es) E ole	(direct Idressi only)	00000	r ( ad	data memory (16MEG dressab	/ S	

				S	FR N	IAP	& RI	ESE <sup>-</sup>	ΓVA	LUE	S				
(not used)	SPIDAT F7h 00h	ADCCON1 EFh 20h	(reserved)	PSMCON DFh DEh	(reserved)	(reserved)	(reserved)	EDATA4 BFh 00h	(not used)	(not used)	(not used)	(not used)	(pesn tou)	(pesn tou)	PCON
(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	(reserved)	EADRL C6h 00h	EDATA3 BEh 00h	(pesn tou)	(pesn tou)	(pesn tou)	(pesn tou)	(not used)	(not used)	(reserved)
DACCON FDh 04h	ADCOFSL         ADCOFSH         ADCGAINL         ADCGAINH         ADCCON3           F1h         '00h         F2h         '20h         F3h         '00h         F5h         00h	(reserved)	(reserved)	(reserved)	(reserved)	<b>TH2</b> 00h CDh 00h	(reserved)	EDATA2 BDh 00h	(not used)	(not used)	(not used)	(not used)	(not used)	00h 8Dh 00h	(reserved)
DAC1H FCh 00h	VINL ADCGAINH *00h F4h *00h	(reserved)	(reserved)	(reserved)	<b>MH DMAP</b> 00h D4h 00h	TL2	ETIM3 C4h C9h	EDATA1 BCh 00h	(not used)	(not used)	(not used)	(not used)	(not used)	<b>TH0</b> 00h 8Ch 00h	DPP
DAC1L FBh 00h	ADCGAINL F3h *00h	(reserved)	(reserved)	(reserved)	DM/ D3h	RCAP2H CBh 00h	(not used)	ETIM2 BBh 04h	(not used)	(not used)	(not used)	I2CADD 9Bh 55h	(not used)	7L1	DPH
DAC0H FAh 00h	ADCOFSH F2h *20h	(reserved)	(reserved)	ADCDATAL ADCDATAH D9h 00h DAh 00h	DMAL D2h 00h	RCAP2L CAh 00h	(not used)	ETIM1 BAh 52h	(not used)	(not used)	(not used)	<b>12CDAT</b> 9Ah 00h	(not used)	<b>D TL0</b> 00h 8Ah 00h	DPL 07h 82h 00h
DACOL F9h 00h		(reserved)	(reserved)		(reserved)	(reserved)	(pesn jou)	<b>ECON</b> 89h 00h	(pesn jou)	1 <b>E2</b> 00h A9h 00h	(pesn jou)	<b>SBUF</b> 99h 00h	(not used)	N TMOD 00h 89h 00h	SP OZP
SPICON F8h 00h	<b>B</b> F0h 00h	I2CCON E8h 00h	ACC Eoh 00h	ADCCON2 D8h 00h	<b>PSW</b> D0h	<b>T2CON</b> C8h 00h	WDCON COh 00h	<b>IP</b> 00h	P3 BOh FFh	<b>IE</b> A8h 00h	P2 A0h FFh	SCON 98h 00h	<b>P1</b> 90h FFh	TCON 88h 00h	P0
$\Delta$	$\Delta$	otin	$\Delta$	$\Delta$	$\Delta$	otin	$\Delta$	$\Delta$	$\Delta$	$\Delta$	$\Delta$	otin	$\Delta$	$\Delta$	$ ot \Delta ot$
SPR0 0 F8h 0	0 F0h 0	0 E8h 0	0 E0h 0	0 D8h 0	0 DOh 0	CAP2	O COP O	0 B8h 0	1 Boh 1	0 A8h 0	1 A0h 1	0 98h 0	1 T2 1	0 1TO 0	1 80h
SPR1	F#	12CTX E9h C	Eth	CS1	<b>E</b> 40	CNTS Cogn	WDS C1h	PT0 <sub>B9h</sub>	TXD B1h	ET0 A9h	A1h	F 466	T2EX 91h	<b>E0</b>	dh dh
CPHA FAh 0	F2h 0	I2CRS EAh 0	E2h 0	CS2 DAh 0	<b>0V</b>	TR2	WDR2 CZh 0	PX1 BAh 0	INTO BZh 1	AAh 0	A2h 1	<b>RB8</b> 9Ah 0	92h 1	<b>171</b> 8Ah 0	82h 1
CPOL FBh 0	F3h 0	I2CM EBh 0	E3h 0	-	<b>RS0</b>	EXEN2 CBh 0	WDR1	PT1 BBh 0	INT1 B3h 1	ET1 ABh 0	A3h 1	<b>TB8</b> 98h 0	93h 1	<b>E1</b> 0 88h 0	83h
SPIM o	F4h 0	MDI ECh 0	E4h 0	SCONV DCh 0	<b>RS1</b>	TCLK ogh og	C4h 0	PS BCh 0	<b>T0</b>	ES O	A4h 1	<b>REN</b> 9Ch 0	94h 1	<b>TR0</b> 8Ch 0	84h
SPE FDh O F	FSh 0 F	MCO EDh 0 B	E5h 0 B	CCONV S	<b>F0</b>	RCLK CDh C	PRE0 CSh 0	PT2 BDh 0 E	H <sub>BSh</sub> 1	<b>ET2</b> ADh 0 /	A5h 1 A	SM2 9Dh 0 8	95h 1 g	<b>TF0</b> 8Dh 0 8	85h 1
WCOL FEh 0	F6h 0	MDE EEh 0	E6h 0	DMA DEh 0	AC Deh 0	EXF2 CEh 0	PRE1 Ceh 0	PADC BEh 0	WR Beh 1	EADC AEh 0	A6h 1	<b>SM1</b> 9Eh 0	96h 1	<b>TR1</b> 8Eh 0	86h
FFh 0	F7h 0	MDO EFh 0	E7h 0	ADCI DFh 0	<b>C</b> γ ο στη	<b>TF2</b> cFh 0	PRE2 C7h 0	PSI BFh 0	<b>RD</b> 1	<b>EA</b> 0	A7h 1	SM0 9Fh 0	97h 1	<b>TF1</b> 0	87h 1
these bits are contained in this byte  mnemonic SPR1 SPR0  SPICON mnemonic  address FBh 0 FBh 0 OOh reset value  reset value  address						SPI	R0	<u>_</u>	SPIC	ON	← re				

calibration coefficients are preconfigured at power-up to factory calibrated values

SFR DESC	CRIPTIONS
ADCCON1 ADC Control register #1	IE Interrupt Enable register #1
ADCCON1.7 ADC power control bits ADCCON1.6 [shtdn, norm, autoshtdn, autostby]	EA enable inturrupts (0=all inturrupts disabled) EADC enable ADCI (ADC interrupt)
ADCCON1.5 conversion time = 15.5 / ADCclk	FT2 enable TF2/FXF2 (Timer2 overflow interrupt)
ADCCON1.4 ADCclk = Mclk / [1,2,4,8] ADCCON1.3 acquisition time select bits	ES enable RI/TI (serial port interrupt) ET1 enable TF1 (Timer1 overflow interrupt)
ADCCON1.2 acq time = [1,2,3,4] / ADCclk ADCCON1.1 Timer2 convert enable	EX1 enable IE1 (external interrupt 1) ET0 enable TF0 (Timer0 overflow interrupt)
ADCCON1.1 Timer2 convert enable  ADCCON1.0 external CONVST enable	EXO enable IEO (external interrupt 0)
ADCCON2 ADC Control register #2	IE2 Interrupt Enable register #2
ADCI ADC interrupt flag DMA DMA mode enable	IE2.1 enable PSMI (power supply monitor interrupt) IE2.0 enable ISPI/I2CI (serial interface interrupt)
CCONV continuous conversion enable bit	IP Interrupt Priority register
SCONV single conversion start bit CS3 input channel select bits	PSI priority of ISPI/I2CI (serial interface interrupt)
CS2 0000 - 0111 = ADC0 - ADC7	PADC priority of ADCI (ADC interrupt)
CS1 1000 = temperature sensor CS0 1111 = "HALT" command (DMA mode only)	PT2 priority of TF2/EXF2 (Timer2 overflow interrupt) PS priority of RI/TI (serial port interrupt)
ADCCON3 ADC Control register #3	PT1 priority of TF1 (Timer1 overflow interrupt) PX1 priority of IE1 (external INT1)
ADCCON3.7 busy indicator flag (0=ADC not active)	PT0 priority of TF0 (Timer0 overflow interrupt)
ADCCON3.6 (this bit must contain zero) ADCCON3.5 (this bit must contain zero)	PX0 priority of IE0 (external INT0)
ADCCON3.4 (this bit must contain zero) ADCCON3.3 (this bit must contain zero)	TMOD Timer Mode register TMOD.3/.7 gate control bit (0=ignore INTx)
ADCCON3.2 (this bit must contain zero)	TMOD.2/.6 counter/timer select bit (0=timer)
ADCCON3.1 (this bit must contain zero) ADCCON3.0 (this bit must contain zero)	TMOD.1/.5 timer mode selecton bits TMOD.0/.4 [13bitT, 16bitT/C, 8bitT/Creload, 2x8bitT]
ADCDATAH	(upper nibble = Timer1, lower nibble = Timer0)
ADC Data registers	TCON Timer Control register
	TF1 Timer1 overflow flag (auto cleared on vector to IS TR1 Timer1 run control (0=off, 1=run)
DMAP,DMAH,DMAL DMA address pointer	TF0 Timer0 overflow flag (auto cleared on vector to IS
ADCGAINH ADC Gain	TR0 Timer0 run control (0=off, 1=run) IE1 external INT1 flag (auto cleared on vector to ISR)
ADCGAINL calibration coefficients	IT1 IE1 type (0=level trig, 1=edge trig)
ADCOESII	IEO external INTO flag (auto cleared on vector to ISR) ITO IEO type (0=level trig, 1=edge trig)
ADC Oliset	TH0,TL0 Timer0 registers
7.200.02	TH1,TL1 Timer1 registers
DACCON DAC Control register	, ,
DACCON.7 ModeSelect (0=12bit, 1=8bit) DACCON.6 DAC1 RangeSelect (0=VREF, 1=VDD)	T2CON Timer2 Control register
DACCON.5 DAC0 RangeSelect (0=VREF, 1=VDD)	TF2 overflow flag EXF2 external flag
DACCON.4 Clear DAC1 (0=0V, 1=normal operation) DACCON.3 Clear DAC0 (0=0V, 1=normal operation)	RCLK receive clock enable (0=Timer1 used for RxD clk)
DACCON.2 SynchronousUpdate (1=asynchronous)	TCLK transmit clock enable (0=Timer1 used for TxD clk EXEN2 external enable (0=ignore T2EX, 1=cap/rld on T2E
DACCON.1 PowerDown DAC1 (0=off, 1=on) DACCON.0 PowerDown DAC0 (0=off, 1=on)	TR2 run control (0=stop, 1=run) CNT2 timer/counter select (0=timer, 1=counter)
DAC1H,DAC1L DAC1 data registers	CAP2 capture/reload select (0=reload, 1=capture)
DACOH,DACOL DACO data registers	TH2,TL2 Timer2 register
	RCAP2H,RCAP2L Timer2 Reload/Capture
ECON data EE/FLASH comand register	P0 Port0 register (also A0-A7 & D0-D7)
01h READ 04h VERIFY 02h WRITE 05h ERASE	
03h (reserved) 06h ERASE ALL	P1 Port1 register (analog & digital inputs)
EADRL data EE/FLASH address register	T2EX timer/counter 2 capture/reload trigger T2 timer/counter 2 external input
EDATA1,EDATA2,EDATA3,EDATA4	P2 Port2 register (also A8-A15 & A16-A23)
data EE/FLASH Data registers	P3 Port3 register
ETIM1,ETIM2,ETIM3 EE/FLASH timing regs	RD external data memory read strobe
SPICON SPI Control register	WR external data memory write strobe
ISPI SPI inturrupt (set at end of SPI transfer)	T0 timer/counter 0 external input
WCOL write collision error flag	INT1 external interrupt 1 INT0 external interrupt 0
SPE SPI enable (0=disable SPI & enable I2C) SPIM master mode select (0=slave)	TxD serial port transmit data line RxD serial port receive data line
CPOL clock polarity select (0=SCLK idles low) CPHA clock phase select (0=leading edge latch)	RXD serial port receive data line  SCON Serial communications Control registr
SPR1 SPI bitrate select bits	SM0 UART mode control bits baud rate:
SPR0         bitrate = Fosc / [4, 8, 32, 64]           SPIDAT         SPI Data register	SM1 00 - 8bit shift register - Fosc/12 01 - 8bit UART - TimerOverflowRate/32(x
<u> </u>	10 - 9bit UART - Fosc/64(x2)
I2CCON I2C Control register	11 - 9bit UART - TimerOverflowRate/32(x SM2 in modes 2&3, enables multiprocessor communicati
MDO master mode SDATA output bit MDE master mode SDATA output enable	REN receive enable control bit
MCO master mode SCLK bit	TB8 in modes 2&3, 9th bit transmitted RB8 in modes 2&3, 9th bit received
MDI master mode SDATA input bit I2CM master mode select	TI transmit interrupt flag RI receive interrupt flag
I2CRS serial port reset I2CTX transmission direction status	SBUF Serial port Buffer register
I2CI serial interface interrupt	, ,
I2CADD I2C Address register	PCON Power Control register PCON.7 double baud rate control
I2CDAT I2C Data register	PCON.4 ALE disable (0=normal, 1=forces ALE high)
WDCON Watchdog Timer control register	PCON.3 general purpose flag PCON.2 general purpose flag
PRE2 watchdog timeout selection bits	PCON.1 power-down control bit (recoverable with hard rese PCON.0 idle-mode control (recoverable with enabled interrup
PRE1 timeout=[16,32,64,128,256,512,1024,2048]ms	PSW Program Status Word
PRE0 WDR1 watchdog timer refresh bits	CY carry flag
WDR2 set sequentialy to refresh watchdog WDS watchdog status flag	AC auxiliary carry flag F0 general purpose flag 0
WDE watchdog enable	RS1 register bank select control bits
PSMCON Power Supply Monitor control register	RS0 active register bank = [0,1,2,3] OV overflow flag
PSMCON.7 (not used) PSMCON.6 PSM status bit (1=normal / 0=fault)	F1 general purpose flag 1 P parity of ACC
PSMCON.5 PSM interrupt bit	DPP Data Pointer Page
PSMCON.4 trip point select bits PSMCON.3 [4.63V, 4.37V, 3.08V, 2.93V, 2.63V]	
PSMCON.2	DPH,DPL (DPTR) Data Pointer
PSMCON.2 PSMCON.1 AVDD/DVDD fault indicator (1=AVDD / 0=DVDD) PSMCON.0 PSM powerdown control (1=on / 0=off)	ACC Accumulator
PSMCON.2 PSMCON.1 AVDD/DVDD fault indicator (1=AVDD / 0=DVDD)	
PSMCON.2 PSMCON.1 AVDD/DVDD fault indicator (1=AVDD / 0=DVDD) PSMCON.0 PSM powerdown control (1=on / 0=off)	ACC Accumulator