

MicroConverter ® ADuC842 c 12—

5


FLASH- 62

6

```
ADuC812/ADuC832
      8052
                       16MIPS)
                       12-
                       400
62
    FLASH/
    FLASH/
             Flash/EE 100
                                  100
2304
(RAM)
                                    CSP
                       8 8
                                  52-
          PQFP,
                  ADuC812/ADuC832
                              12-
8-
                             400 /
                   20ppm/<sub>0</sub>C
     12-
                                           )
          8051
                                8051 (
     . 16.7
                            (68%
       )
                                    32
                               2
 12
                       , 11-
                                 (TIC)
                                    ÚART, I2C
SPI®
                     (WDT),
```

(PSM)

CLK=2.098), 15 (
3)



```
(ADuC812,
ADuC842
                                                    ADuC832)
                                                                          I2C
                                                                                SPI
                                                                                           (I2C —
        (16.77 )
8- -
                                                     P3.3, P3.4, SPI —
                                                                               ).
          8051).
                                                                          UART,
                         32
        — 16.77 .
                                                          ADuC842.
                                                                    3
                                                                       5
                      8052,
                                                            16.77 .
                               16 MIPS.
                 Flash/EE
                              Flash/EE
      , 256
2
          ADuC842 :
                         12-
               16-
                                          16-
      (SPI I2C UART).
```

ADuC842

	ADuC842			1
	VDI)=		
	5B	3B	1	
:	OB	OB		
2, 3	12 ± 1 ± 0.3 ± 0.9	12 ± 1 ± 0.3 ± 0.9	LSB LSB LSB	Fsampl=120 . 2.5 . 2.5
9	± 0.3 ± 3 +1.5/-0.9	± 0.3 ± 1.5 +1.5/-0.9	LSB LSB LSB LSB	. 1 . 1
4, 5	±3 ±1 ±3 ±1	±2 ±1 ±2 ±1	LSB LSB LSB LSB	
- (SNR) ⁶ (THD)	71 -85 -85 -80	71 -85 -85 -80		Fin=10 . Fsampl=120
	0 – Vref ± 1 32	0 – Vref ± 1 32		
(25 °) ()	700 -1.4 ± 3	700 -1.4 ± 3	/° °	
				R L=10 , C L=100
10	12 ±3 -1 ±1/2 ±50 ±1 ±1 0.5	12 ±3 -1 ±1/2 ±50 ±1 ±1 0.5	LSB LSB LSB % %	12- Vref AVdd Vref % 1
0 1	0 – Vref 0 – V _{DD} 0.5	0 – Vref 0 – V _{DD} 0.5		= 2.5 = Vdd

				_
	15	15		
	10	10		0.5 LSB.
	10	10		
12, 13				
10	12	12		
11	± 3 -1	± 3 -1	LSB LSB .	12-
	± 1/2 ± 10	± 1/2 ± 10	LSB .	Vref
	± 1	± 1	% %	Vref
	0.5	0.5	70	% 1
0	0 – Vref	0 – Vref		=2.5
<i>J</i> 14				
	2.5 ± 10	2.5 ± 10		Vref ref
	65	67		
	± 15	± 15	ppm/°C	
15	2	2		
(Vref) ⁹	1 Vdd	1 Vdd		
	20	20		
	1	1	·	ADCCON1.6
(PSM) AV _{DD}		2.93		4-
AADD		3.08		-
				1-0 PSMCON
DV _{DD}		± 2.5	%	
(WDT) ₉	0	0		
-	2000	2000	·	8
(FLASH/) ₁₆				
	100000	100000		
17 18	100	100		
(Vinh)	2.4			
(Vint) (0, 1,)	0.8 ± 10			Vin=0 VDD
	± 10	± 1		Vin=0 VDD
.1 (± 10			Vin=V _{DD}
.0 (2, 3)	± 1 -75	± 1 -25		Vin=V _{DD}
	-40 -660	-15		V _I L=0 V _I L=2
. 1-0 (2, 3)	-400	-250 -140		VIL=2 VIL=2
XTAL1				
, V _{INL}	0.8	0.4		
VINH XTAL1	3.5 18	2.5 18		
XTAL2	18 16.78	18 8.38		
				V 45 55 1 55
(Vон)	2.4 4.0	2.4 2.6	·	V _{DD} =4.5 — 5.5 , lsrc=80 V _{DD} =2.7 — 3.3 , lsrc=20
	l		l .	l .

(Voll) ALE, 0, 2 3 SCLOCK/SDATA « « »	0.4 0.2 0.4 0.4 ±10 ±1	0.4 0.2 0.4 0.4 ±10 ±1	: : :	Isink=1.6 Isink=1.6 Isink=4 Isink=8
: INT0 SPI/I2C RESET WDT	500 100 150 150 150 3	500 100 400 400 400 3		WDCON
				WDCON SFR
AVdd/DVdd — AGND	4.5 5.5	2.7 3.3		AVdd/DVdd = 3 $AVdd/DVdd = 5$
Dvdd 9 vdd 9 Dvdd AVdd	10 1.7 38 33 1.7	4.5 1.7 12 10 1.7		CLK = 2.1 CLK = 2.1 CLK = 16.8/8.4 5 /3 CLK = 16.8/8.4 5 /3 CLK = 16.8/8.4 5 /3
Dvdd ⁹ vdd ⁹ Dvdd ⁹ AVdd ⁹	4.5 3 12 10 3	2.2 2 5 3.5 2	·	CLK = 2.1 CLK = 2.1 CLK = 16.8/8.4 5 /3 CLK = 16.8/8.4 5 /3 CLK = 16.8/8.4 5 /3
Dvdd Avdd Dvdd	28 20 2 50 40	18 10 1 22 15		
PSM	15 1.0 2.8 150	10 1.0 1.8 130		Avdd = Dvdd MCLK = 32 MCLK = 2

```
-40 +85°C.
  1
  2
             , LSB (
                         ) = Vref/2, 1LSB = 610
                                                                              Vref=1 , 1LSB = 244
  5
                                        (SNR)
  6
  10
                                             48
                                                    4095,
                                                                                  Vref
                                             48
                                                    3995,
                                                                                  V_{\text{DD}}
                        =10
                                  100
                                                                                                           Vdd.
                                                                                             Vref
  11
  12
  13
                               Isink,
                                                               0.1
                                                                                                Vref Cref.
  14
                                                                                                ADCCON1.6.
  Vref
         Cref
                                   Flash/EE
                                                                         Flash/EE
                                                                                                                Flash/EE
                                                                                               JEDEC Std.
                                                                                                                    117
  17
                                                                          +25°
                      -40°, +25°
                                      +85°.
                                                                                               700 .
                                                                        (Tj)=55°
                                                                                                    JEDEC
                                                                                                                     117.
  18
                                                                       FLASH
                                                                                                            0.6
                                                                 .27.
                             : RESET=0.4 ,
                                                                                                                                 CD
        PLLCON.
                          : RESET=0.4 ,
                                                                                                                               CD
        PLLCON PLLCON.0=1.
                         : RESET=
                                      0=0.4 ,
                 CD PLLCON PLLCON.0=1.
                                                                                                                               OSC_PD
                                                                          . OSC
        (PLLCON.7) PLLCON SFR.
                                                                FLASH
                                                                                                                   Dvdd,
                                 3 (
                                                    3)
                                                              10 (
                                                                                  5 ).
                                                    ( =25°C,
                                                                                                       )
AV_{DD} AGND
                                                            -0.3 .. +7
DV<sub>DD</sub> AGND
DV<sub>DD</sub> DGND
AGND DGND
                                                           -0.3 .. +7
-0.3 .. +7
-0.3 .. +0.3
AV_{DD} DVDD
                                                           -0.3 .. +0.3
                                                        -0.3 .. +0.3

-0.3 .. AVDD+0.3

-0.3 .. AVDD+0.3

-0.3 .. DVDD+0.3

-40° .. +85°

-65° .. +150°
                                   AGND
                        AGND
                                       DGND
                                        DGND
                                                               +150°
                                                               90°C/
                        (60)
                                                               +215°
                                                               +220°
                       (15)
               Ţ
                                                                                            4000 ,
                                                                       (ESD).
                      ADuC842
```

DVDD	P	+3 +5.	
AVDD Cref	P I	+3 +5 . . AGND	
Vref	I/O	0.1 .	
VICI	""	2.5	
AGND P1.0-P1.7	G I		
1 1.0 1 1.7		,	
		0 . 1 -	
ADC0-ADC7	I	. 8 . (SFR) ADCCON2.	
T2	I	/ 2. 2	
T2EX	ı	1-0 2. . / 2,	
SS	ı	2. (Slave Select). (SPI).	
SDATA	i/O	SPI.	I2C
SCLOCK	I/O	I2C SPI.	
MOSI MISO	I/O I/O	SPI / . SPI / .	
DAC0 DAC1	0	0. 1.	
RESET	ı	. 24	
P3.0-P3.7	I/O	3 , 3, 1	
		. ,	, 3 -
		,	3 -
PWMC PWM0	I	PWM0.	2.6
		2.7 3.3 3.4.	2.0
PWM1		PWM1. CFG 842.	
RxD	I/O	(UART)	
TxD	0	, (UART)	
INT0	ı	0, 2-	
		2- 0.	
INT1	I	1, / ; 2	
		1.	
T0 T1		/ 0. / 1.	
CONVST	I	. 0-1	
WR	0	. 0	
RD	0	0.	
XTAL2	0		
XTAL1 DGND	I G		

P2.0-P2.7 (A8-A15) (A16- A23)	I/O	2 , . 2, 1 , , , ,
		2 , 24
PSEN/	0	6
		.1 ,
		RESET.
ALE	0	(24)
EA	I	0000 1FFFH, =0,
P0.0-P0.7 (A0-A7)	I/O	0 · · · · · · · · · · · · · · · · · · ·
(//0 ///)		0
		1,

```
SNR=(6.02N + 1.76) ( ),

N-

12 SNR=74

1 (1 LSB)

1 (1 LSB)

(000 ) (001 )

(1 + )

( + )

( + )

( + )


( + )


( + )

( + )

( - 1.5LSB)
```


P0.7/AD7 P0.6/AD6 P0.6/AD5 P0.4/AD4 DVdd DGND P0.3/AD3 P0.2/AD2 P0.1/AD1 P0.0/AD0 ALE PSEN





ADD A D		
ADD A, Rn	<u>1</u> 1	<u>1</u> 2
ADD A, @Ri ADDC A, Rn	1 1	1
ADDC A, @Ri	1	2
ADD A, dir	2	2
ADDC A, #data	2	2
SUBB A, Rn	1	1
SUBB A, @Ri	1	2
SUBB A, dir	2	2
SUBB A, #data	1	
INC A	1	1
INC Rn	1	1
INC @Ri	1	2
INC dir	2	2
INC DPTR	1	3
DEC A	1	1
DEC Rn	1	1
DEC @Ri	1	2
DEC dir	2	2
MUL AB	1	9
DIV AB	1	9
DA A	1	2
ANL A,Rn	1	1
ANL A,@Ri	1	2
ANL A,dir	2	2
ANL A,#data	2	2
ANL dir,A	2	2
ANL dir,#data	3	3
ORL A,Rn	1	1
ORL A,@Ri	1	2
ORL A,dir	2	2
ORL A,#data	2	2
ORL dir,A	2	2
ORL dir,#data	3	3
XRL A,Rn	1	1
XRL A,@Ri	2	2
XRL A,dir	2	2
XRL A,#data	2	2
XRL dir,A	2	2
XRL dir,#data	3	3
CLR A	1	1
CPL A	1	1
SWAP A	1	1
RL A RLC A	1	1
RR A	<u>1</u> 1	<u> </u>
RRC A	<u>1</u> 1	1
NNC A	ı	ı
MOV A,Rn	1	1
MOV A, RII	1	2
MOV Rn,A	1	1
MOV @Ri,A	1	2
MOV A,dir	2	2
MOV A,#data	2	2
MOV Rn,#data	2	2
MOV dir,A	2	2
	<u> </u>	

MOV @Ri,#data						2	2
MOV dir,dir						3	3
MOV dir,#data						3	3
MOV DPTR,#data						3	3
MOVC A,@A+DPTR				DPTR		1	4
MOVC A, @ A+PC				P		1	4
MOVX A,@Ri				8)		1	4
MOVX A,@DPTR				16)		1	4
MOVX @Ri,A				(8)	.	1	4
MOVX @RI,A				(10		1	4
PUSH dir				(10	٥)	2	2
POP dir						2	2
XCH A,Rn XCH A,@Ri						<u>1</u> 1	2
XCHD A,@Ri						1	2
							2
XCH A,dir						2	
CLR C						1	1
CLR bit	bit					2	2
SETB C						1	1
SETB bit	bit					2	2
CPL C						1	1
CPL bit	bi	t				2	2
ANL C,bit	bit	<u></u>				2	2
ANL C,/bit		bit-				2	2
ORL C,bit	ŀ	oit				2	2
ORL C,/bit		bit-				2	2
MOV C,bit	bit					2	2
MOV bit,C	bit					2	2
- NO V 511,0	Dit						
JUMP @A,DPTR			DPT	R		1	3
RET						1	4
RETI						1	4
ACALL addr11I						2	3
AJMP addr11						2	3
SJMP rel		1		1		2	3
JC rel		 =1				2	3
JNC rel	,	- 1 =0				2	3
JZ rel	,		=0			2	3
	,		=0 #0				
JNZ rel DJNZ Rn,rel	,		.0		#0	2	3 3
LJMP			,		#0	3	4
						3	4
LCALL addr16	hit					3	
JB bit,rel	, bit						4
JNB bit,rel	, bit					3	4
JBC bit,rel	, bit	= 1	1815			3	4
CJNE A,dir,rel			JNE			3	4
CJNE A,#data,rel			JNE	18.1-		3	4
CJNE Rn,#data,rel				JNE	INIT	3	4
CJNE @Ri,#data,rel					JNE	3	4
DJNZ dir,rel			JNZ			3	4
NOP						1	1
:						<u> </u>	<u> </u>
1.							
2. MOVX	4 ,			0.	MOVX	4	+n ,
	n						
3. LCALL		LCALL					



	_								
ISPI WCOL SPE SPIM CPOL CPHA SPR1 SPR0 BITS	V	SPICON1	DAC0L	DAC0H	DAC1L	DAC1H	DACCON	RESERVED	RESERVED
FFH 0 FEH 0 FDH 0 FCH 0 FBH 0 FAH 1 F9H 0 F8H 0	1	F8H 04H	F9H 00H	FAH 00H	FBH 00H	FCH 00H	FDH 04H	KESEKVED	RESERVED
	√	B¹	ADCOFSL ³	ADCOFSH3	ADCGAINL ³	ADCGAINH3	ADCCON3		SPIDAT
F7H 0 F6H 0 F5H 0 F4H 0 F3H 0 F2H 0 F1H 0 F0H 0 BITS	7	F0H 00H	F1H 00H	F2H 20H	F3H 00H	F4H 00H	F5H 00H	RESERVED	F7H 00H
POSSESSE PROCESSES PROCESSES 12CM 12CDE 12CTV 12CL	╮┟	I2CCON ¹	7 111 0011						ADCCON1
I2CSIMDO I2CGC/MDE I2C101MC0 I2C100/MDI I2CM I2CRS I2CTX I2CI BITS	\Rightarrow	-	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	
	<u>.</u>	E8H 00H							EFH 40H
E7H 0 E6H 0 E5H 0 E4H 0 E3H 0 E2H 0 E1H 0 E0H 0 BITS	\downarrow	_ ACC1	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED	RESERVED
E7H 0 E6H 0 E5H 0 E4H 0 E3H 0 E2H 0 E1H 0 E0H 0	H	E0H 00H							
ADCI DMA CCONV SCONV CS3 CS2 CS1 CS0 BITS	V	ADCCON21	ADCDATAL	ADCDATAH	RESERVED	RESERVED	RESERVED	RESERVED	PSMCON
DFH 0 DEH 0 DDH 0 DCH 0 DBH 0 DAH 0 D9H 0 D8H 0	4	D8H 00H	D9H 00H	DAH 00H					DFH DEH
CY AC F0 RS1 RS0 OV FI P DITE	V	PSW ¹	RESERVED	DMAL	DMAH	DMAP	DESERVER	RESERVED	PLLCON
D7H 0 D6H 0 D5H 0 D4H 0 D3H 0 D2H 0 D1H 0 D0H 0 BITS	1	D0H 00H	KESERVED	D2H 00H	D3H 00H	D4H 00H	KESEKVED	KESEKVED	D7H 53H
TF2 EXF2 RCLK TCLK EXEN2 TR2 CNT2 CAP2 DITC	√	T2CON1		RCAP2L	RCAP2H	TL2	TH2		
CFH 0 CEH 0 CDH 0 CCH 0 CBH 0 CAH 0 C9H 0 C8H 0	7	 С8Н 00Н	RESERVED	CAH 00H	СВН 00Н	ссн оон	CDH 00H	RESERVED	RESERVED
PRE3 PRE2 PRE1 PRE0 WDIR WDS WDE WDWR DITE	╮┟	WDCON1		CHIPID				EDARL	EDARH
PRE3 PRE2 PRE1 PRE0 WDIR WDS WDE WDWR BITS	\geq	-	RESERVED	C2H XXH	RESERVED	RESERVED	RESERVED	C6H 00H	C7H 00H
	(H		FOON	CZII XXII			FDATAO		
PSI	\Rightarrow	- IP¹	ECON	RESERVED	RESERVED	EDATA1	EDATA2	EDATA3	EDATA4
Bri v Ben v Ben v Ben v Bri v Bri v Bri v	-	B8H 00H	B9H 00H			BCH 00H	BDH 00H	BEH 00H	BFH 00H
RD WR T1 T0 INT1 INT0 TxD RxD BITS	¥	− P3¹	PWM0L	PWM0H	PWM1L	PWM1H	NOT USED	NOT USED	SPH
B7H 1 B6H 1 B5H 1 B4H 1 B3H 1 B2H 1 B1H 1 B0H 1		B0H FFH	B1H 00H	B2H 00H	B3H 00H	B4H 00H			B7H 00H
EA EADC ET2 ES ET1 EX1 ET0 EX0 BITS	V	_ IE¹	IEIP2	RESERVED	RESERVED	RESERVED	RESERVED	PWMCON	CFG841/ CFG842
AFH 0 AEH 0 ADH 0 ACH 0 ABH 0 AAH 0 A9H 0 A8H 0	1	A8H 00H	АЭН АОН	REGERVED	KEGEKTED	KESEKVED	KESEKVED	AEH 00H	AFH 00H
5,75	√	P2 ¹	TIMECON	HTHSEC	SEC	MIN	HOUR	INTVAL	DPCON
A7H 1 A6H 1 A5H 1 A4H 1 A3H 1 A2H 1 A1H 1 A0H 1 BITS	1	A0H FFH	A1H 00H	A2H 00H	A3H 00H	A4H 00H	A5H 00H	A6H 00H	A7H 00H
SM0 SM1 SM2 REN TB8 RB8 TI RI DITE	╮ऻ	SCON1	SBUF	I2CDAT	I2CADD		T3FD	T3CON	
9FH 0 9EH 0 9DH 0 9CH 0 9BH 0 9AH 0 99H 0 98H 0	A	98H 00H	99H 00H	9AH 00H	9BH 55H	NOT USED	9DH 00H	9EH 00H	NOT USED
	₹	P11, 2	I2CADD1	I2CADD2	I2CADD3		JUH UUH	JEH OUH	
97H 1 96H 1 95H 1 94H 1 93H 1 92H 1 91H 1 90H 1	\Rightarrow	- ' '				NOT USED	NOT USED	NOT USED	NOT USED
57. 1 55. 1 551 1 541 1 551 1 541 1 501 1		90H FFH	91H 7FH	92H 7FH	93H 7FH				
TF1 TR1 TF0 TR0 IE1 IT1 IE0 IT0 BITS	\downarrow	_TCON1	TMOD	TL0	TL1	TH0	TH1	RESERVED	RESERVED
8FH 0 8EH 0 8DH 0 8CH 0 8BH 0 8AH 0 89H 0 88H 0		88H 00H	89H 00H	8AH 00H	8BH 00H	8CH 00H	8DH 00H		
BITS	V	_ P01	SP	DPL	DPH	DPP	RESERVED	RESERVED	PCON
87H 1 86H 1 85H 1 84H 1 83H 1 82H 1 81H 1 80H 1		80H FFH	81H 07H	82H 00H	83H 00H	84H 00H			87H 00H
	- L		0111 0711	0211 0011	03H 00H	04H 00H			0711 0011

2, () / . UART.

.

. , 80 —FFH.

1. , , I2C SPI, EEPROM, ;

EEPROM, ; T2MOD, SADEN, SADDR, IPH.

	,
PSW	,
IP	
IE	
2	2
SBUF	
SCON	
1	1
1	/ 1
	/
TL1	/ 1
TLO	/ 0
TMOD	/
TCON	/
PCON	
SP	
DPH, DPL	DPTR

8 52

```
8-
                                                    12-
2.4
                                                          13-
                                                                                             +Vref.
                      Vref,
             2,5 .
Vref—
                                                                                                                 2,3
AVdd.
                                              Vref
                                                 0
                                                       +Vref
                                       LSB (1/2LSB, 3/2LSBs, 5/2LSBs, .., FS-3/2LSBs).
                                                                                           Vref = +2,5 , 1LSB = 2.5 /4096 =
0.61
                                                                                                         Vref.
111...111
111...110
                                                                1,6
                                                                           V_{DD} = 5 .
111...101
                                                                            )
111...100
             1LSB = \frac{1}{4096}
                   FS
                                                                                                  CONVST#.
                                                                                              2.
000...011
                                                                                                       (DMA),
000...010
000...001
000...000
                                                                                         16
                                           +FS
       0V 1LSB
                                                                                           ADuC842
                                                                                        (ADCGAINL, ADCGAINH),
                                                (ADCOFSL, ADCOFSH)
       8),
                               9 10
                                              ), Agnd Vref (
                                                                           11 12).
                                                                                   : ADCCON1, ADCCON2
                                                                                                                ADCCON3.
                                         ADCDATAL, ADCDATAH.
```

ADCCON1.7	MD1				:
		0			
		1			
ADCCON1.6	EXT_REF				:
		0			
		1			
ADCCON1.5	1 0				•
ADCCON1.4	0				
					16
					10
		1	,		MCLK
		0	0	1	
		0	1	2	
		1	0	4	
ADCCON1.3	AQ1				,
ADCCON1.2	AQ0	101	400		:
		AQ1 0	AQO 0	1	
		0	1	2	
		1	0	3	
		1	1	4	
					<8 ,
		AQ1=	AQO=00) .	2—4 .
ADCCON1.1	2				2. ,
					2
ADCCON1.0					•
			COI	NVST#	
		(100).

ADCCON2.

ADCCON2


	7	6	5	4	3	2	1	0	
D8H	ADCI	DMA	CCONV	SCONV	CS3	CS2	CS1	CSO	ADCCON2
	0	0	0	0	0	0	0	0	

ADCCON2.7	ADCI								
ADCCON2.7	ADCI								
				DMA	. ADCI				
				DIVIE	I. ADCI				
ADCCON2.6	DMA				DMA			•	
710000142.0	DIVI/ (DM					
ADCCON2.5	CCONV			Div	,,	•			
712000112.0	000.11					•			
					,				
					·				
ADCCON2.4	SCONV								
ADCCON2.3	CS3								
ADCCON2.2	CS2						DMA		
ADCCON2.1	CS1								
ADCCON2.0	CSO	CS3	CS2	CS1	CSO				
		0	n2	n1	n0				(n2n1n0)
		1	0	0	0				
		1	0	0	1		(0)	
		1	0	1	0		(1)	
		1	0	1	1	Agnd			
		1	1	0	0	Vref			

Vref Cref
100 (Agnd.
. Vref

ADCCON1-3

ADCDATAH(L). ADCDATAH .



() 2,4

, DMA ADCCON2.6,

,

ADuC842 12-DACOL/DAC1L DACOH/DAC1H. DACCON, (DACxL). SYNC DACCON. 8-DACxL, 12-DACCON FDH MODE CLR0 SYNC PD1 PD0 ADCCON2 RNG0 CLR1 RNG1 0 0 0 0 0

DACCON.7	MODE	MODE=1,
		8- (8 DACxL).
		MODE =0, — 12-
DACCON.6	RNG1	1. RNG1=1,
		0Vdd. RNG1=0, 0Vref.
DACCON.5	RNG0	0 RNG0=1, 0Vdd.
		RNG0=0, 0Vref.
DACCON.4	CLR1	1 CLR1=1, 1
		. CLR1=0,
		1=0 .
DACCON.3	CLR0	0 CLR0=1 , 0
		. CLR0=0,
		0=0 .
DACCON.2	SYNC	0/1 SYNC=1,
		, DACxL.
		, , , , , , , , , , , , , , , , , , ,
		DACxL/H SYNC=0,
DACCON.1	DD1	SYNC=1.
DACCON.1	PD1	1. PD1=1, 1
DACCONO	PD0	PD1=0, 1 .
DACCON.0	FD0	0 PD0=1, 0 . PD0=0, 0 .
		PD0=0, 0 .

```
1
             ADuC842
                                                  / :
                                                                 0, 1,
                                                                                           3.
                                16-
                                                                                2
                                                                              MCS-51.
/
                        ),
        0 1.
                                        0 1
                                                               / (=0,1)
                                                                                TMOD.
        TLx
                        ( / # = 0)
                                        TLx
F<sub>osc</sub>.
                ( / # =1) TLx
                                                                                «1» «0».
                           Fosc/2.
       0 1
                                       TMOD
                                                                TCON.
                                                                 0
                GATE
                                             GATE
          89H
                        C/T
                               M1
                                       M0
                                                           M1
                                                                 M0
                                                                       TMOD
                  0
                         0
                                0
                                        0
                                               0
                                                      0
                                                           0
          88H
                 TF1
                        TR1
                               TF0
                                       TR0
                                              IE1
                                                     IT1
                                                           IE0
                                                                IT0
                                                                       TCON
                  0
                         0
                                0
                                        0
                                               0
                                                            0
```

TMOD.7	GATE	1. GATE1=1 1
		, TR1=1. GATE1=0
		TR1=1 INT1#=1.
TMOD.6	C/T#	1. C/T#=1
		, /T#=0 — .
TMOD.5	M1	1 1.
TMOD.4	MO	0 1.
TMOD.3	GATE	0. GATE0=1 0
		TR0=1. GATE0=0
		TR0=1 INT0#=1.
TMOD.2	C/T#	0. C/T#=1
		, C/T#=0 — .
TMOD.1	M1	1 0.
TMOD.0	MO	0 0.

TCON.7	TF1	1. FFH .
TCON.6 TCON.5	TR1 TF0	1. TR1=1 0. FFH
TCON.4 TCON.3 TCON.2	TR0 IE1 IT1	. 0. TRO=1 . INT1#. INT1#. I 1=1 "1"-"0", I 1=0
TCON.1 TCON.0	IE0 IT0	INTO#. INTO#. I 0=1 "1"-"0", ITO=0

M1 0

/ :

1	0		
0	0	0. 8-	/ . TLx
		5-	
0	1	1 . 16-	/ . TLx
1	0	2. 8-	/ TLx
1	1	3. TL0	8- / ,
			0.
		8-	/ ,
			1. 1 .

«1»

TRx, GATEx=0. «0», INTx# GATEx=1

2.

16-

, T2CON.

RCLK+TCLK	CAP2	TR2	
0	0	1	16- /
0	1	1	16- /
			()
1	Χ	1	
X	X	0	

RCAP2H RCAP2L,

2 TL2. , T2CON.

T000N 7	TF0	
T2CON.7	TF2	2. FFH 00 .
		TE2
		RCLK=1 L =1.
T2CON.6	EXF2	2.
		"1"-"0" 2 , EXEN2=1.
		2.
T2CON.5	RCLK	, a Bouk t
		1 3. RCLK=1 2, RCLK=0
		2, KOLK=0
T2CON.4	TCLK	
		1 3. L =1
		2, TCLK=0
	->/->/-	1.
T2CON.3	EXEN2	2. EXEN2=1 EXF2.
T2CON.2	TR2	/ 2. TR2=1
120011.2	1112	
T2CON.1	CNT2	2. CNT2=1
		, N 2=0 .
T2CON.0	2	2. 2#=1 "1"-"0"
		2 . 2=0
		"1"-"0" T2EX 2.

9EH

9DH

T3BAUDEN

FD7

6

FD6

FD5

FD4

FD3

```
/ 2#
                                                                                                   T2CON.
                                                                                                                   / 2# = 1
                   , / 2# = 0
( 2=1),
                                                                                    2
                                                                                                                  ( )
                                                                                                    2=0).
                                              2, TL2
                           RLAP2H, RLAP2L.
              2
                                                         , TF2 EXF2.
       2 .
                                                                                                     TF2
                                           2 (RCLK=TCLK=0), EXF2
                                                                                                              «1» - «0»
2 .
               3.
                          3
                          UART.
                                                                                        T3CON T3FD.
                                                          3
                                          UART
                                                                         BaudRate,
         DIV
                        T3FD
            DIV = \log_2\left(\frac{f_{osc}}{16 \cdot BaudRate}\right) \qquad T3FD = \frac{2 \cdot f_{osc}}{2^{DIV-1} \cdot BaudRate} - 64
         f<sub>osc</sub> — DIV
                                                                   , T3FD —
                                    DIV T3FD
                                                                                                             UART:
             ActualBaudRate = \frac{2 \cdot f_{osc}}{2^{DIV-1} \cdot (T3FD + 64)}
                                                                                                          T3CON
```

DIV2

0

2

FD2

DIV1

FD1

DIV0

0


0

FD0


T3FD

T3CON.7	T3BAUDEN				3.	T3BAl	JDEN=1,	3
						UART,		PCON.7,
		T2CC	N.4 T	2CON.5			T3BAUI	DEN=0,
				UAR	T			
				80	52.			
T3CON.6	_		,					
T3CON.5	_							
T3CON.4	_							
T3CON.3	_							
T3CON.2					DIV			
T3CON.1		DIV2	DIV1	DIV0	DIV			
T3CON.0		0	0	0	0			
		0	0	1	1			
		0	1	0	2			
		0	1	1	3			
		1	0	0	4			
		1	0	1	5			
		1	1	0	6			
		1	1	1	7			

UART



SCON.7	SM0					UART.			
SCON.6	SM1	SM0	SM1						
		0	0	8-				fosc/2	
		0	1	8-					
		1	0	9-				fosc/32	fosc/16
		1	1	9-					
SCON.5	SM2								2
		3.							
SCON.4	REN								
SCON.3	TB8	9-				2	3.		
SCON.2	RB8	9-				2 3.			
SCON.1	TI							«O»	
								«1»	
SCON.0	RI							«1»	
			SBUF	:					



I2CCON.7	MDO	
I2CCON.6	MDE	
I2CCON.5	MCO	
I2CCON.4	MDI	
I2CCON.3	I2CM	•
I2CCON.2	I2CRS	I2C.
I2CCON.1	I2CTX	
I2CCON.0	I2CI	12C

12CCON

START,

. I2CCON

SCLOCK SDATA. , I2CCON.

					ADuC8	42				,					
			,		(٠)	,		:				
		PSMI WDS IE0 ADCI TF0 IE1 TF1 I2CI/ISPI			WDS IE0 ADCI TF0 0 0 INT1 13 TF1 5BH INT0 0 0 INT1 13 1						1 (2 2 3 4 5 6 7))		
		RI/TI TF2/ TII	EXF2		UA TIC	RT	2	23 2 53H	8 9 11 ()					
1. 2. 3.	(IE IE). IEIP2 IE2	,		()	,) «1»; IE, IP II	«1». EIP2. IE	ı	E IP			
		A8H	«1». 7 IE	6 EADC 0	5 ET2	4 ES 0	3 ET 0		1 0 ETO EXO 0 0	ΙE					
]			
	IE.7		IE								=0,				
	IE.6 IE.5 IE.4 IE.3 IE.2 IE.1 IE.0		EADC ET2 ES ET1 EX1 ET0 EX0						INT1. INT0 EX0.	1. 0.	ART.				

26

	7	6	5	4	3	2	1	0	
B8H	_	PADC	PT2	PS	PT1	PX1	PT0	PX0	IP
	0	0	0	0	0	0	0	0	

IP.7	_		
IP.6	PADC		
IP.5	PT2		2.
IP.4	PS		UART.
IP.3	PT1		1.
IP.2	PX1		
		INT1.	
IP.1	PT0		0.
IP.0	PX0		
		INTO.	

	7	6	5	4	3	2	1	0	
A9H	_	PTI	PPSM	PSI	_	ETI	EPSMI	ESI	IEIP2
	1	0	1	0	0	0	0	0	

IEIP2.7	_	
IEIP2.6	PTI	
		TIC.
IEIP2.5	PPSM	
IEIP2.4	PSI	SPI/I2C.
IEIP2.3	_	«O».
IEIP2.2	ETI	TIC.
IEIP2.1	EPSMI	
IEIP2.0	ESI	SPI/I2C.

С

(WDT) WDCON.

	7	6	5	4	3	2	1	0	
C0H	PRE3	PRE2	PRE1	PRE0	WDIR	WDS	WDE	WDWR	WDCON
	0	0	0	1	0	0	0	0	

WDCON.7	PRE3								
WDCON.6	PRE2	PRE3	PRE2	PRE1	PRE0	,			
WDCON.5	PRE1	0	0	0	0	15,6			
WDCON.4	PRE0	0	0	0	1	31,2			
		0	0	1	0	62,5			
		0	0	1	1	125			
		0	1	0	0	250			
		0	1	0	1	500			
		0	1	1	0	1000			
		0	1	1	1	2000			
		1	0	0	0	0,0			
		PRE3-	PRE3-0 > 1000						
WDCON.3	WDIR	WDIR=1,							
WDCON.2	WDS				(1»,				
				«O»					
WDCON.1	WDE							«1	»
							,		
WDCON.0	WDWR								

, WDE WDCON. PRE3—PRE0 ,

, WDE.

,