-
Notifications
You must be signed in to change notification settings - Fork 11
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Added Tilelink (TL-UL) #9
Conversation
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
@shahzaibk23 please review the changes required before I can merge them..
Changes made ✅ Shifted Due to use of Masked Memory 1 Test of Wishbone's Switch Harness was creating issues so I commented it for the time being :) |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
@shahzaibk23 please look at the changes requested
Read/Write Operations of
|
@shahzaibk23 did you re-run the tests to verify everything is working correctly? |
All tests passed :) |
This PR includes the Tilelink (TL-UL) implementation added alongside Wishbone in the caravan family, following the Adapter Template and Tilelink Protocols Strictly.
It is enriched with meaningful, self-explantory comments for better understanding (FOR OPEN SOURCE).
I have also globalized the
MemoryDumpFileHelper
trait ny creating acommon
package insrc/tests/scala/
and imported the traits in all the test files, where it was used.