Skip to content
View mirjavm's full-sized avatar
💭
I may be slow to respond.
💭
I may be slow to respond.
  • Silicon Austria Labs
  • Linz, AT

Block or report mirjavm

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
mirjavm/README.md
  • 👋 Hi, I’m @mirjavm
  • 👀 I’m interested in programmatic IC design approaches w/ or w/o AI
  • 🌱 I’m currently learning Python and how to apply SOLID principles in design of analog IC
  • 💞️ I’m looking to collaborate on gmoverid and technology development for BAG2.0 framework (and beyond)
  • 📫 How to reach me - best via email

Popular repositories Loading

  1. mirjavm mirjavm Public

    Config files for my GitHub profile.

  2. caravel_user_project_analog caravel_user_project_analog Public

    Forked from christoph-weiser/mpw3

    Verilog

  3. awesome-opensource-asic-resources awesome-opensource-asic-resources Public

    Forked from mattvenn/awesome-opensource-asic-resources

  4. awesome-opensource-hardware awesome-opensource-hardware Public

    Forked from aolofsson/awesome-opensource-hardware-repos

    List of awesome open source hardware projects

    Python