Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

32 bit wide DATA #1

Closed
AnttiLukats opened this issue Mar 3, 2023 · 3 comments
Closed

32 bit wide DATA #1

AnttiLukats opened this issue Mar 3, 2023 · 3 comments

Comments

@AnttiLukats
Copy link

Any plans to support 32 bit wide avalon data bus? It would make the use much easier!

@MJoergen
Copy link
Owner

MJoergen commented Mar 3, 2023

Interesting proposal. Thank you for writing.

I suppose one could add a generic to configure the width of the Avalon data bus.

However, I generally prefer to Keep Things Simple (TM). In this particular case, I already have existing designs that need a wider data bus. To solve this I have made use of this module: https://github.com/MJoergen/Avalon/blob/main/avm_decrease.vhd.

So the idea is that you insert this module between your 32-bit client and the 16-bit HyperRAM controller.

This makes for a modular approach, where each module does just one thing. And it is essentially plug-and-play, like playing with Lego bricks :-)

In that repo you may also find a simple read cache: https://github.com/MJoergen/Avalon/blob/main/avm_cache.vhd.

Let me know what you think about this approach.

@AnttiLukats
Copy link
Author

Thanks for providing this ERRATA wrapper!

@AnttiLukats
Copy link
Author

AnttiLukats commented Jun 21, 2024

The proposed method of using avm_decrease.vhd to change the data width to 32 bit works, tested on CR00107 board. But when used with AMD "AXI AMM Bridge" IP core it was necessary to shift the incoming avalon bus address bits down by two bits. After that it worked.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants