Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Future architecture of DATALOGGER module #4

Open
kaklik opened this issue Feb 19, 2022 · 2 comments
Open

Future architecture of DATALOGGER module #4

kaklik opened this issue Feb 19, 2022 · 2 comments

Comments

@kaklik
Copy link
Contributor

kaklik commented Feb 19, 2022

There are multiple choices of better suitable ICs for the next DATALOGGER module version.

In every case the design requirements are

  • Easy to write and recompile the firmware (with clear noticeable code mistakes).
    • The compilation should not depend on the compiler version. Therefore changes of firmware constants, for example: measuring period must be possible without extensive and repeated testing.
    • Compilation is mandatory step to avoid run-time mistakes fundamentally emerged in interpreted languages
  • External memory interface (Like SDcard or another memory type with high-reliability)
  • Low-power or reliable sleep modes for long-term battery-operated missions.
@kaklik kaklik changed the title Future architecture of DATALOGGER board Future architecture of DATALOGGER module Feb 19, 2022
@kaklik
Copy link
Contributor Author

kaklik commented Apr 3, 2022

v případě použití RP2040 může být problém spotřeba, která je i v režimu sleep 0.39mA. Viz kapitola 5.5. Power Consumption v datasheetu straně 619

V případě použití Lattice FPGA by měl být standby current typicky 100 μA.

Nejmenší spotřebu z navrhovaných řešení má QuickLogic EOS S3.

image

Nepříjemné je že všechny QuickLogic čipy jsou v BGA pouzdrech.

Ve všech případech je to podstatně méně něž kdyz se na současném Arduino mightycore vypnou citace RS232 a ADC, tak klesne spotreba z 1,55 mA na 1,32 mA se zapnutym ADC 1,48 mA.

Použití FPGA technologie má kromě potenciálně nižší spotřeby i výhodu v možnosti použít odolnější paměti než SDkarty, které se se ale ovládají velkým počtem pinů.

@kaklik
Copy link
Contributor Author

kaklik commented Sep 3, 2022

The current software framework used in datalogger is Arduino, which was selected based on widespread usage. Unfortunately, it has significant drawbacks in the reliability of the compiled output.

Other possible technologies to use are:

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Development

No branches or pull requests

1 participant