-
Efabless
- Cairo, Egypt
- https://www.linkedin.com/in/mohamed-hosni-abdulmonem/
Popular repositories Loading
-
-
uvm_enviroment
uvm_enviroment PublicUVM environment for Scrambler module verification
SystemVerilog
-
Extended-ARM
Extended-ARM PublicAdded a global predictor with index sharing to the ARM pipelined processor rtl from Harris & Harris textbook.
SystemVerilog
-
gpio_control_block
gpio_control_block PublicImplementation of the gpio_control_block for Caravel
Verilog
-
OpenLane
OpenLane PublicForked from The-OpenROAD-Project/OpenLane
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
Verilog
-
caravel
caravel PublicForked from efabless/caravel
Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
Verilog
If the problem persists, check the GitHub status page or contact support.