Skip to content
View mo-hosni's full-sized avatar

Organizations

@efabless

Block or report mo-hosni

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. mpc-1 mpc-1 Public

    Forked from efabless/caravel_mini

    Multi-Project Support for Caravel

    Verilog

  2. uvm_enviroment uvm_enviroment Public

    UVM environment for Scrambler module verification

    SystemVerilog

  3. Extended-ARM Extended-ARM Public

    Added a global predictor with index sharing to the ARM pipelined processor rtl from Harris & Harris textbook.

    SystemVerilog

  4. gpio_control_block gpio_control_block Public

    Implementation of the gpio_control_block for Caravel

    Verilog

  5. OpenLane OpenLane Public

    Forked from The-OpenROAD-Project/OpenLane

    OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.

    Verilog

  6. caravel caravel Public

    Forked from efabless/caravel

    Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.

    Verilog