Skip to content
View mohd-khalid's full-sized avatar

Block or report mohd-khalid

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. HDLBits HDLBits Public

    Verilog 101

    Verilog

  2. vsd-hdp vsd-hdp Public

    Full RTL2GDS of a 32-bit RISC-V CPU core design using SkyWater 130nm process node