Notes on using Xilinx System Generator

Gregor Dschung

January 18, 2011

1 Installation

The *Xilinx System Generator* is part of the *Xilinx ISE Design Suite* that can be downloaded from `http://www.xilinx.com`. Currently, we are using ISE 12.2. By this time, release 12.3 and 12.4 are available too, but we haven't spent any effort in evaluation for compatibility with Wifire up to now. Licences can be obtained from Robust Network Security Group (RUNSEC).

First install MATLAB and Simulink. The ISE Design Suite Installer detects that installation and offers the installation of the System Generator Blockset. While installing, you have to select an *Edition*. Choose *ISE Design Suite: System Edition*.

2 Using System Generator

- Start a new Simulink model.
- All behaviour that is supposed to be translated into Verilog has to be designed between so called *Gateways*. You are limited to use only blocks from the Xilinx Blocksets—the whole blocks from Simulink or additional Toolboxes / Blocksets can't be used (exceptions are the In/Out-Ports and the Terminator). See Figure 1
- I recommend to use an In-Port for loading data from the workspace into the model while simulation. Furthermore, I recommend to use an fixed-step and discrete solver. That will simplify the debugging with Wave Scopes. The appropriate simulation's configuration parameters are shown in Figure 2 and 3.
- "The System Generator WaveScope block provides a powerful and easy-to-use waveform viewer for analyzing and debugging System Generator designs. The viewer allows you to observe the time-changing values of any wires in the design after the conclusion of the simulation. The signals may be formatted in a logic or analog format and may be viewed in binary, hex, or decimal radices." [System Generator Documentation]
- Every System Generator model needs a System Generator Block. The required settings for the USRP2 are shown in Figure 4.

- The simulation of your design should work with ideal generated signals as well as with recordings.
- The variable `simin` that is configured as the simulation's input in the model's configuration parameters is a structure with the vector `time` and the substructure `signals` composed by the vector `values` and the variable `dimensions`. If you simply want to load a recording (recorded with GNU Radio), something like

```
simin.signals.values = read_complex_binary('../stuff/mitschnitt_25MS_nah.bin');
simin.signals.dimensions = 1;
simin.time = 0:1/Fs:(length(simin.signals.values)-1)/Fs;
simin.time = simin.time.';
```

  should be enough, whereby `read_complex_binary` is taken from GNU Radio.
- Use Matlab's Cell Mode.
- Timing Constraints can't be neglegted. A zero-latency pipe through various blocks like adders or multipliers is possible in simulation, but not in hardware. Just generate the ISE Project from the System Generator Block, open the .xise-file with the ISE Project Navigator, synthesize the code and implement the design. This shouldn't take as long as synthesizing and implementing the integration of the own code into the USRP2 ISE Project (this can be generated from the USRP2 FPGA git repository by calling `make proj` in the appropriate directory), but it is mostly sufficient to reveal all broken timing constraints within the own model.
- To exemplify the integration of the model into the USRP2 ISE Project, I refer to `svn:wifire_react:/patches/fpga.patch`.

3 Screenshots



Figure 1: Simulink Library Browser



Figure 2: Configuration parameters – Solver



Figure 3: Configuration parameters – Data Import/Export



Figure 4: System Generator


1
From ADC
Re
Im
Complex to
Real-Imag
4
Downsample
4
Downsample1
In
Gateway I
In
Gateway Q
in Interpolate out
Subsystem
in Interpolate out
Subsystem1
Samples I
Samples Q
sig
SFD
4-zeros
CRC
symbols
symbols-clk
not-running
Receiver
System
Generator
Samples I
Samples Q
Detect
level
Power Detector
Out
jam_sfd
To Workspace3
Out
jam_4zeros
To Workspace5
Out
symbols
To Workspace1
Out
symbols-clk
To Workspace2
Out
not-running
To Workspace4
Out
jam_pow
To Workspace
Out
power-level
power_level
To Workspace6
xor
Logical1
Delay
Out
leds_sfd
To Workspace7
xor
Logical2
Delay1
Out
leds_zeros
To Workspace8
not
Inverter8
and
Logical8
xor
Logical4
Delay3
Out
leds_detect
To Workspace9