


Block diagram



Project name: **LimeSDR-X3_Inv1.PnjPcb**

Title: **Block diagram**

Size: **A3** Revision: **v1.1**


Date: **2024-06-11** Time: **10:26:30** Sheet **1** of **11**

File: **01_BlockDiagram.SchDoc**


Lime Microsystems
Surrey Tech Centre
Guildford GU2 7YG
Surrey
United Kingdom



Power diagram



Clock diagram



Project name: **LimeSDR-X3_Iv1.PnjPcb**

Title: **Clock diagram**

Lime Microsystems
Survey Tech Centre
Guildford GU2 7YG
Survey
United Kingdom


Size: **A3** Revision: **v1.1**

Date: **2024-06-11** Time: **10:26:39** Sheet**3** of **11**

File: **03_ClockDiagram.SchDoc**



RF diagram



Project name: **LimeSDR-X3_Iv1.PnjPcb**

Title: **RF diagram**

Size: **A3** Revision: **v1.1**

Date: **2024-06-11** Time: **10:26:47** Sheet **1** of **11**

File: **04_RFDiagram.SchDoc**

Lime Microsystems
Survey Tech Centre
Guildford GU2 7YG
Survey
United Kingdom




NF elements on sheet: MECH15, MECH16, MECH17, MECH18
Number of NF elements on sheet: 4


LMS7002M misc

LMS1_ (4G)


Digital interfaces




Baseband external IO



Mechanical



LMS1 EEPROM





NF elements on sheet: -
Number of NF elements on sheet: 0



LMS7002M misc

LMS2_ (5G)

Digital interfaces



LMS2 EEPROM



Project name: LimeSDR-X3_Iv1.PrcPcb

Title: LMS7002M misc (LMS2)		Lime Microsystems Surry Tech Centre Guildford GU2 7YG Surry United Kingdom
Size: A3	Revision: v1.1	
Date: 2024-06-11	Time: 10:26:58	Sheet 6 of 31
File: 06_LMS2_Misc.SchDoc		




NF elements on sheet: -
Number of NF elements on sheet: 0


LMS7002M misc

LMS3_ (Calibration)


Digital interfaces



Baseband external IO



LMS3 EEPROM



Project name: LimeSDR-X3_Iv1.PrcPcb

Title: LMS7002M misc (LMS1)

Lime Microsystems
Surrey Tech Centre
Guildford GU2 7YG
Surrey
United Kingdom



Size: A3 Revision: v1.1

Date: 2024-06-11 Time: 10:27:00 Sheet 7 of 31


File: 07_LMS3_Misc.SchDoc

NF elements on sheet: MN11, MN13, MN27, MN29, MN35, MN37, MN43, MN44, ESD1, ESD2
Number of NF elements on sheet: 10




LMS7002M RF circuits (LMS1)

LMS1 (4G)

RF Ch 1 (A)



RF Ch 2 (B)



Project name: LimeSDR-X3_Iv1.PrcPcb

Title: LMS7002M RF (LMS1)

Lime Microsystems
Surry Tech Centre
Guildford GU2 7YG
Surry
United Kingdom



Size: A3 Revision: v1.1

Date: 2024-06-11 Time: 10:27:03 Sheet 8 of 31


File: 08_LMS1_RF.SchDoc

NF elements on sheet: -
Number of NF elements on sheet: 0


LMS7002M RF circuits (LMS2)

LMS2 (5G)

RF Ch 1 (A)



RF Ch 2 (B)



Project name: LimeSDR-X3_Inv1.PrjPcb

Title: LMS7002M RF (LMS2)

Size: A3 Revision: v1.1

Date: 2024-06-11 Time: 10:27:06 Sheet 9 of 31

File: 09_LMS2_RF.SchDoc

Lime Microsystems
Surrey Tech Centre
Guildford GU2 7YG
Surrey
United Kingdom







NF elements on sheet: MN94, ESD3, ESD4, ESD5, ESD6, ESD

Number of NF elements on sheet: 6

LMS7002M RF circuits (LMS3)

LMS3_ (Calibration)



Project name: **LimeSDR-X3 Lv1 PriPch**

Title: **LMS7002M BE (LMS3)**

Lime Microsystems

Sin = 1.1

*Surrey Tech Centre
Guildford GU2 7YG*


Date: 2024.06.11 Time: 10:27:09 Sheet 10 of 31

Surrey United Kingdom



NF elements on sheet: R75
Number of NF elements on sheet: 1

LMS7002M power supply circuit (LMS1)



Project name: LimeSDR-X3_1v1.PrbPcb

Title: LMS7002M power supply (LMS1)

Size: A3 Revision: v1.1

Date: 2024-06-11 Time: 10:27:12 Sheet 10 of 31


File: 11_LMS1_Power.SchDoc



Lime
microsystems

NF elements on sheet: R87
Number of NF elements on sheet: 1

LMS7002M power supply circuit (LMS2)



Project name: LimeSDR-X3_1v1.PrbPcb

Title: LMS7002M power supply (LMS2)

Size: A3 Revision: v1.1

Date: 2024-06-11 Time: 10:27:14 Sheet 10 of 31


File: 12_LMS2_Power.SchDoc

Lime Microsystems
Surrey Tech Centre
Guildford GU2 7YG
Surrey
United Kingdom



NF elements on sheet: R99
Number of NF elements on sheet: 1

LMS7002M power supply circuit (LMS3)




NF elements on sheet: R113, C267, R116, R117, R122, C279, ESD8, R128, C290, ESD9, R131, R132, R137, C302
Number of NF elements on sheet: 14

LMS1 RF PA

PA power control




Voltage variable attenuator (VVA) DAC




VCC_LMS1_TX1


LMS1 TX1 PAs and Attenuator



PA power control




Voltage variable attenuator (VVA) DAC



VCC_LMS1_TX2

LMS1 TX2 PAs and Attenuator



Project name: LimeSDR-X3_1v1.PrbPcb

Title: LMS1 RF PA

Lime Microsystems
Surrey Tech Centre
Guildford GU2 7YG
Surrey
United Kingdom

Size: A3 Revision: v1.1

Date: 2024-06-11 Time: 10:27:21 Sheet 14 of 31


File: 14_LMS1_RF_PA.SchDoc



NF elements on sheet: C309, ESD10, R144, C319, ESD11

Number of NF elements on sheet: 5

LMS2 RF1 Misc



Project name: LimeSDR-X3_Inv1.PrjPcb

Title: LMS2 RF1 Misc

Size: A3 Revision: v1.1

Date: 2024-06-11 Time: 10:27:25 Sheet 15 of 31

File: 15_LMS2_RF1_Misc.SchDoc


Lime Microsystems
Surrey Tech Centre
Guildford GU2 7YG
Surrey
United Kingdom



NF elements on sheet: C336, ESD12, R155, C346, ESD13

Number of NF elements on sheet: 5

LMS2 RF2 Misc



NF elements on sheet: -
Number of NF elements on sheet: 0

FPGA Banks 12, 13, 14, 15


Board SPI interfaces:

FPGA_SPI0 (VDIO_LMS (default 2.5V)): LMS1, LMS2, LMS3
 FPGA_SPI1 (2.5V): BB_ADC1, BB_ADC2, BB_ADC3, BB_ADC4, CDCM1, CDCM2
 FPGA_SPI2 (2.5V): XO_DAC, XO_20_DAC, LMS1_TX1DAC, LMS1_TX2DAC, ADF

BANK 12

2.5V


XC7A200T-2FBG676C



BANK 13

2.5V


XC7A200T-2FBG676C



BANK 14

3.3V


XC7A200T-2FBG676C



BANK 15

2.5V

XC7A200T-2FBG676C



Project name: LimeSDR-X3_Inv1.PrcPcb

Title: **FPGA Banks 12, 13, 14, 15**

Size: **A3** Revision: **v1.1**

Date: 2024-06-11 Time: 10:27:31 Sheet 17 of 31

File: 17_FPGA_B12_B13_B14_B15.SchDoc

Lime Microsystems
Surrey Tech Centre
Guildford GU2 7YG
Surrey
United Kingdom



NF elements on sheet: -
Number of NF elements on sheet: 0

FPGA Banks 16, 33, 34, 35

A

A

B

B

C

C

2.5V

C

D

D

XC7A200T-2FBG676C

BANK 16

IO_0_16	H17 RFSW_LMS2_TRX2_V1
IO_L1P_T0_16	H14 LMS2_TX2_1_EN
IO_L1N_T0_16	H15 RFSW_LMS2_RX1C_V1
IO_L2P_T0_16	G17 LMS2_BB_ADC1_DA2_P
IO_L2N_T0_16	F17 LMS2_BB_ADC1_DA2_N
IO_L3P_T0_DQS_16	F18 LMS2_BB_ADC1_DB2_P
IO_L3N_T0_DQS_16	F19 LMS2_BB_ADC1_DB2_N
IO_L4P_T0_16	G15 RFSW_LMS1_RX1_V1
IO_L4N_T0_16	F15 RFSW_LMS1_RX1_V1
IO_L5P_T0_16	G19 RFSW_LMS1_TX1_V1
IO_L5N_T0_16	F20 FPGA_SPII_LMS3_BB_ADC1_SS
IO_L6P_T0_16	H16 RFSW_LMS1_TX2_V1
IO_L6N_T0_VREF_16	G16 X
IO_L7P_T1_16	C17 LMS2_BB_ADC1_DA4_P
IO_L7N_T1_16	B17 LMS2_BB_ADC1_DA4_N
IO_L8P_T1_16	E16 LMS2_BB_ADC1_DA5_P
IO_L8N_T1_16	D16 LMS2_BB_ADC1_DA5_N
IO_L9P_T1_DQS_16	A17 LMS2_BB_ADC1_DA1_P
IO_L9N_T1_DQS_16	A18 LMS2_BB_ADC1_DA1_N
IO_L10P_T1_16	B19 LMS2_BB_ADC1_DA3_P
IO_L10N_T1_16	A19 LMS2_BB_ADC1_DA3_N
IO_L11P_T1_SRCC_16	E17 RFSW1_LMS3_RX1_V1
IO_L11N_T1_SRCC_16	F18 RFSW1_LMS3_RX2_V1
IO_L12P_T1_MRCC_16	D18 LMS2_BB_ADC1_CLKOUT_P_MRCC
IO_L12N_T1_MRCC_16	C18 LMS2_BB_ADC1_CLKOUT_N
IO_L13P_T1_MRCC_16	D19 RFSW_LMS2_RX1IN_V1
IO_L13N_T2_MRCC_16	C19 X
IO_L14P_T2_SRCC_16	E20 FPGA_SPII_LMS3_BB_ADC2_SS
IO_L14N_T2_SRCC_16	D20 FPGA_LMS3_BB_ADC2_RESET
IO_L15P_T2_DQS_16	B20 LMS2_BB_ADC1_DA0_P
IO_L15N_T2_DQS_16	A20 LMS2_BB_ADC1_DA0_N
IO_L16P_T2_16	C21 LMS2_BB_ADC1_DB3_P
IO_L16N_T2_16	B21 LMS2_BB_ADC1_DB3_N
IO_L17P_T2_16	B22 LMS2_BB_ADC1_DA6_P
IO_L17N_T2_16	A22 LMS2_BB_ADC1_DA6_N
IO_L18P_T2_16	E21 LMS2_BB_ADC1_DB4_P
IO_L18N_T2_16	D21 LMS2_BB_ADC1_DB4_N
IO_L19P_T3_16	C22 FPGA_SPII_LMS2_BB_ADC1_SS
IO_L19N_T3_VREF_16	C23 X
IO_L20P_T3_16	B25 LMS2_BB_ADC1_DB6_P
IO_L20N_T3_16	A25 LMS2_BB_ADC1_DB6_N
IO_L21P_T3_DQS_16	A23 LMS2_BB_ADC1_DB0_P
IO_L21N_T3_DQS_16	A24 LMS2_BB_ADC1_DB0_N
IO_L22P_T3_16	C26 LMS2_BB_ADC1_DB1_P
IO_L22N_T3_16	B26 LMS2_BB_ADC1_DB1_N
IO_L23P_T3_16	C24 LMS2_BB_ADC1_DB5_P
IO_L23N_T3_16	B24 LMS2_BB_ADC1_DB5_N
IO_L24P_T3_16	D23 FPGA_LMS2_BB_ADC1_RESET
IO_L24N_T3_16	D24 FPGA_LMS3_BB_ADC1_RESET
IO_25_16	E22 FPGA_SPII_MISO_BB_ADC

BANK 33

IO_0_33	V4 LMS1_DIQ1_D0
IO_L1P_T0_33	V1 LMS1_RESET
IO_L1N_T0_33	V1 LMS1_DIQ2_D2
IO_L2P_T0_33	W5 LMS1_DIQ1_D1
IO_L2N_T0_33	W4 LMS1_DIQ1_D4
IO_L3P_T0_DQS_33	V3 LMS1_DIQ2_D1
IO_L3N_T0_DQS_33	V2 LMS1_DIQ2_D0
IO_L4P_T0_33	V6 LMS1_TXEN
IO_L4N_T0_33	V6 LMS3_RESET
IO_L5P_T0_33	W3 LMS1_DIQ2_D9
IO_L5N_T0_33	V3 LMS1_DIQ2_D5
IO_L6P_T0_33	V7 LMS3_RXEN
IO_L6N_T0_VREF_33	V7 LMS2_RESET
IO_L7P_T1_33	AB1 LMS1_DIQ2_D6
IO_L7N_T1_33	AC1 LMS1_DIQ2_D8
IO_L8P_T1_33	Y2 LMS1_DIQ2_D7
IO_L8N_T1_33	V1 LMS1_DIQ2_D3
IO_L9P_T1_DQS_33	AD1 LMS1_DIQ2_D11
IO_L9N_T1_DQS_33	AE1 LMS1_DIQ2_D10
IO_L10P_T1_33	AE2 LMS1_EN_IQSEL2
IO_L10N_T1_33	AF2 LMS1_DIQ2_D4
IO_L11P_T1_SRCC_33	AB2 LMS1_FCLK1_SRCC_P
IO_L11N_T1_SRCC_33	AC2 FPGA_SPI0_LMS3_SS
IO_L12P_T1_MRCC_33	AA3 LMS1_MCLK1_MRCC_P
IO_L12N_T1_MRCC_33	AA2 FPGA_SPI0_LMS2_SS
IO_L13P_T1_MRCC_33	AA4 LMS1_MCLK2_MRCC_P
IO_L13N_T2_MRCC_33	AB4 FPGA_SPI0_LMS2_MISO
IO_L14P_T2_SRCC_33	AC3 LMS1_FCLK2_SRCC_P
IO_L14N_T2_SRCC_33	AD3 FPGA_SPI0_LMS3_MISO
IO_L15P_T2_DQS_33	AD5 LMS1_DIQ1_D9
IO_L15N_T2_DQS_33	AE5 LMS1_DIQ1_D8
IO_L16P_T2_33	AE3 LMS1_RXEN
IO_L16N_T2_33	AF3 LMS1_TXNRX2
IO_L17P_T2_33	AF5 LMS1_DIQ1_D11
IO_L17N_T2_33	AF4 LMS1_TXNRX1
IO_L18P_T2_33	AC4 LMS1_DIQ1_D10
IO_L18N_T2_33	AD4 LMS1_EN_IQSEL1
IO_L19P_T3_33	Y7 LMS3_TXEN
IO_L19N_T3_VREF_33	AA7 LMS1_DIQ1_D5
IO_L20P_T3_33	Y6 FPGA_SPI0_SCLK
IO_L20N_T3_33	Y5 FPGA_SPI0_MOSI
IO_L21P_T3_DQS_33	Y8 FPGA_SPI0_LMS1_MISO
IO_L21N_T3_DQS_33	W8 FPGA_SPI0_LMS1_SS
IO_L22P_T3_33	AA5 LMS1_DIQ1_D6
IO_L22N_T3_33	AB5 LMS1_DIQ1_D7
IO_L23P_T3_33	Y8 LMS2_RXEN
IO_L23N_T3_33	AA8 LMS2_TXEN
IO_L24P_T3_33	AB6 LMS1_DIQ1_D3
IO_L24N_T3_33	AC6 LMS1_DIQ1_D2
IO_25_33	V9 X

XC7A200T-2FBG676C

XC7A200T-2FBG676C

BANK 34

IO_0_34	N8 BOM_VER3
IO_L1P_T0_34	K3 LMS2_BB_DAC1_B13_P
IO_L1N_T0_34	I3 LMS2_BB_DAC1_B13_N
IO_L2P_T0_34	M7 LMS2_BB_DAC1_B2_P
IO_L2N_T0_34	L7 LMS2_BB_DAC1_B2_N
IO_L3P_T0_DQS_34	M4 LMS2_BB_DAC1_B12_P
IO_L3N_T0_DQS_34	L4 LMS2_BB_DAC1_B12_N
IO_L4P_T0_34	L5 FPGA_SW1
IO_L4N_T0_34	K5 FPGA_SW0
IO_L5P_T0_34	N7 FPGA_SPD2_XO_20_DAC_SS
IO_L5N_T0_34	N6 FPGA_SPD2_XO_25_DAC_SS
IO_L6P_T0_34	M6 LMS2_BB_DAC1_SELIQ_P
IO_L6N_T0_VREF_34	M5 LMS2_BB_DAC1_SELIQ_N
IO_L7P_T1_34	K1 LMS2_BB_DAC1_B14_P
IO_L7N_T1_34	I1 LMS2_BB_DAC1_B14_N
IO_L8P_T1_34	L3 X
IO_L8N_T1_34	K2 BOM_VERO
IO_L9P_T1_DQS_34	N1 LMS2_BB_DAC1_B0_P
IO_L9N_T1_DQS_34	M1 LMS2_BB_DAC1_B0_N
IO_L10P_T1_34	H2 LMS2_BB_DAC1_B15_P
IO_L10N_T1_34	I1 LMS2_BB_DAC1_B15_N
IO_L11P_T1_SRCC_34	M2 FPGA_LMS2_BB_DAC1_CLK_P
IO_L11N_T1_SRCC_34	N2 CDCM_LMS2_BB_DAC1_REFPC_P
IO_L12P_T1_MRCC_34	N3 MRCC CDCM_LMS2_BB_DAC1_REFPC_N
IO_L12N_T1_MRCC_34	N2 CDCM_LMS2_BB_DAC1_REFCN_P
IO_L13P_T2_MRCC_34	R3 LMK1_CLK2_MRCC/SRCC_P
IO_L13N_T2_MRCC_34	P3 X
IO_L14P_T2_SRCC_34	P4 LMK2_CLK1N1
IO_L14N_T2_SRCC_34	N4 X
IO_L15P_T2_SRCC_34	R1 LMS2_BB_DAC1_B10_P
IO_L15N_T2_DQS_34	P1 LMS2_BB_DAC1_B10_N
IO_L16P_T2_34	T4 LMS2_BB_DAC1_B11_P
IO_L16N_T2_34	T3 LMS2_BB_DAC1_B11_N
IO_L17P_T2_34	T2 LMS2_BB_DAC1_B9_P
IO_L17N_T2_34	R2 LMS2_BB_DAC1_B9_N
IO_L18P_T2_34	U2 LMS2_BB_DAC1_B8_P
IO_L18N_T2_34	U1 LMS2_BB_DAC1_B8_N
IO_L19P_T3_34	P6 LMS2_BB_DAC1_B6_P
IO_L19N_T3_VREF_33	P5 LMS2_BB_DAC1_B6_N
IO_L20P_T3_34	T5 LMS2_BB_DAC1_B7_P
IO_L20N_T3_34	R5 LMS2_BB_DAC1_B7_N
IO_L21P_T3_DQS_34	U6 LMS2_BB_DAC1_B5_P
IO_L21N_T3_DQS_34	J5 LMS2_BB_DAC1_B5_N
IO_L22P_T3_34	R8 LMS2_BB_DAC1_B4_P
IO_L22N_T3_34	P8 LMS2_BB_DAC1_B4_N
IO_L23P_T3_34	R7 LMS2_BB_DAC1_B1_P
IO_L23N_T3_34	R6 LMS2_BB_DAC1_B1_N
IO_L24P_T3_34	T8 LMS2_BB_DAC1_B3_P
IO_L24N_T3_34	U7 LMS2_BB_DAC1_B3_N
IO_25_34	U4 FAN_CTRL

XC7A200T-2FBG676C

XC7A200T-2FBG676C

2.5V

BANK 35


IO_0_35	J8 X
IO_L1P_T0_AD4P_35	E6 LMS2_BB_DAC2_B0_P
IO_L1N_T0_AD4N_35	D6 LMS2_BB_DAC2_B0_N
IO_L2P_T0_AD12P_35	H8 LMS2_BB_DAC2_B15_P
IO_L2N_T0_AD12N_35	G8 LMS2_BB_DAC2_B15_N
IO_L3P_T0_DQS_AD5P_35	H7 LMS2_BB_DAC2_B1_P
IO_L3N_T0_DQS_AD5N_35	G7 LMS2_BB_DAC2_B1_N
IO_L4P_T0_35	F8 LMS2_BB_DAC2_B13_P
IO_L4N_T0_35	F7 LMS2_BB_DAC2_B13_N
IO_L5P_T0_AD13P_35	H6 LMS2_BB_DAC2_B12_P
IO_L5N_T0_AD13N_35	G6 LMS2_BB_DAC2_B12_N
IO_L6P_T0_35	H9 LMS2_BB_DAC2_B14_P
IO_L6N_T0_VREF_35	G9 LMS2_BB_DAC2_B14_N
IO_L7P_T1_35	J6 FPGA_SPI2_XO_DAC_SS
IO_L8P_T1_AD6P_35	J5 FPGA_SPI2_ADF_SS
IO_L9N_T1_AD6N_35	L8 LMS2_BB_DAC2_SELIQ_P
IO_L10P_T1_AD14P_35	K8 LMS2_BB_DAC2_SELIQ_N
IO_L10N_T1_AD15N_35	I4 LMS2_BB_DAC2_B4_P
IO_L11P_T1_DQS_AD7P_35	H4 LMS2_BB_DAC2_B4_N

NF elements on sheet: R169, R170, R171, R174, R175, IC40, R186, R188


Number of NF elements on sheet: 8

FPGA misc (PCIe, config)


PCI Express x4






FPGA Configuration




FPGA JTAG



FPGA Configuration Flash



HW_VER, BOM_VER




Project name: LimeSDR-X3_1v1.PrbPcb

Title: **FPGA misc (PCIe, config)**

Size: A3 Revision: v1.1

Date: 2024-06-11 Time: 10:27:37 Sheet 19 of 31

File: 19_FPGA_mis.SchDoc




NF elements on sheet: BATTH1, BATT1, R199


Number of NF elements on sheet: 3

FPGA power


A
























B



C



D





Project name: LimeSDR-X3_1v1.PrfPcb		Lime Microsystems Surrey Tech Centre Guildford GU2 7YG Surrey United Kingdom
Title: FPGA power		
Size: A3	Revision: v1.1	
Date: 2024-06-11	Time: 10:27:40	Sheet 20 of 31
File: 20_FPGA_Power.SchDoc		




NF elements on sheet: R219, R223, R225, R232, R235, C502, IC45, R241, R242, ESD14, J20, R245, R248, R249, R252, R250
Number of NF elements on sheet: 16

Peripherals


PMOD 12-pin connectors




FPGA_SW




FAN control




FPGA LEDs




I2C Temperature sensor




I2C EEPROM



I2C secure key storage



GNSS receiver




External SMA to internal U.FL



Can be connected internal U.FL connector via pigtail

SPI1 MISO BB ADCs level converter



Project name: LimeSDR-X3_1v1.PrbPcb

Title: Peripherals

Lime Microsystems
Surrey Tech Centre
Guildford GU2 7YG
Surrey
United Kingdom

Size: A3 Revision: v1.1

Date: 2024-06-11 Time: 10:27:44 Sheet 21 of 31

File: 21_Peripherals.SchDoc




NF elements on sheet: R520, C522, C521, C523




Number of NF elements on sheet: 4

LMS2_TX1_BB DAC

2 ch., 16-bit, 250MSPS



2 ch., 16-bit, 250MSPS



Project name: LimeSDR-X3_1v1.PrbPcb

Title: LMS2 TX BB DACs

Lime Microsystems
Surrey Tech Centre
Guildford GU2 7YG
Surrey
United Kingdom

Size: A3 Revision: v1.1

Date: 2024-06-11 Time: 10:27:47 Sheet 22 of 31

File: 22_LMS2_TX_BB_DACs.SchDoc




NF elements on sheet: R304
Number of NF elements on sheet: 1


LMS2 RX1 BB ADC

A


ADC Drivers



B




C



Note: if R296/R297 assembly changed, also change equivalent resistors on pages 24, 25 and 26.


ADC

2 ch., 14-bit, 160MSPS



PCB note: Make equal length traces for LMS2_BB_ADC1_DATA

ADC Control & Power



Project name: LimeSDR-X3_Inv1.PrjPcb

Title: LMS2 RX1 BB ADC

Lime Microsystems
Surrey Tech Centre
Guildford GU2 7YG
Surrey
United Kingdom



Local ADC and DAC fiducial Top

F17

Size: A3 Revision: v1.1

Date: 2024-06-11 Time: 10:27:51 Sheet 23 of 31

File: 23_LMS2_RX1_BB_ADC.SchDoc

1

2

3

4

5

6

7


8

NF elements on sheet: R332
Number of NF elements on sheet: 1


LMS2 RX2 BB ADC

A


ADC Drivers



B




C



D

ADC


2 ch., 14-bit, 160MSPS



PCB note: Make equal length traces for LMS2_BB_ADC2_DATA

PCB note: Make equal length traces for LMS2_BB_ADC2_CTRL1

ADC Control & Power



Project name: LimeSDR-X3_Inv1.PrjPcb

Local ADC and DAC fiducial Top
FL18

Title: LMS2 RX2 BB ADC

Lime Microsystems
Surrey Tech Centre
Guildford GU2 7YG
Surrey
United Kingdom



Size: A3 Revision: v1.1

Date: 2024-06-11 Time: 10:27:54 Sheet 24 of 31

File: 24_LMS2_RX2_BB_ADC.SchDoc


1 2 3 4 5 6 7 8

NF elements on sheet: R360
Number of NF elements on sheet: 1


LMS3 RX1 BB ADC

A


ADC Drivers



B




v1.




D

ADC

2 ch., 14-bit, 160MSPS



ADC Control & Power



Project name: LimeSDR-X3_Inv1.PrjPcb


Title: LMS3 RX1 BB ADC		Lime Microsystems Surrey Tech Centre Guildford GU2 7YG Surrey United Kingdom
Size: A3	Revision: v1.0	
Date: 2024-06-11	Time: 10:27:58	Sheet 25 of 31
File: 25_LMS3_RX1_BB_ADC.SchDoc		

NF elements on sheet: R388
Number of NF elements on sheet: 1


LMS3 RX2 BB ADC

A


ADC Drivers



B




C



D


ADC

2 ch., 14-bit, 160MSPS



PCB note: Make equal length traces for LMS3_BB_ADC2_DATA

ADC Control & Power



Project name: LimeSDR-X3_Inv1.PrjPcb


Project name: LimeSDR-X3_Inv1.PrjPcb		Lime Microsystems Surrey Tech Centre Guildford GU2 7YG Surrey United Kingdom
Title: LMS3 RX2 BB ADC	Size: A3	Revision: v1.1
Date: 2024-06-11	Time: 10:28:01	Sheet 26 of 31
File: 26_LMS3_RX2_BB_ADC.SchDoc		




NF elements on sheet: R396, R401, R402, C725, IC60, R404, R405, R406, R407, R408, R409, R412, R415
Number of NF elements on sheet: 13

White Rabbit PTP


Power filters




SFP connector




PTP CLK OUT



XO 25 MHz VC DAC (16 bit)




XO 20 MHz VC DAC (16 bit)




White Rabbit PTP

Frequency synthesizer



VCXO (20 MHz)



Config (pins have internal pull-ups):
Presc. div. = 4, feedback div. = 20 (PR [1])
Output divider = 4 (OD [0 1])
Output Type: LVDS, OSC_OUT Off (OS [0 1])

Project name: LimeSDR-X3_Inv1.PrfPcb

Title: White Rabbit PTP

Lime Microsystems
Surrey Tech Centre
Guildford GU2 7YG
Surrey
United Kingdom

Size: A3 Revision: v1.1

Date: 2024-06-11 Time: 10:28:06 Sheet 27 of 31
File: 27_WR_PTP.SchDoc




NF elements on sheet: R421, R423, R430, R438, R429, XO4, R432, R434, C747, C748, XO5, R435, R437, R439, C758, C759, C760, XO6, R440, R441, R442, R446, C771, C772, C776, C778, X07, R460, R461, R467, R468
Number of NF elements on sheet: 32


Clock circuits 1

(VC)OCXO


Only clock source one must be selected




(VC)TCXO




XO VC DAC (16 bit)



Clock buffer (LMK1)



XO VC LPF




XO_VC_FPGA

XO_VC_ADF

XO_VC_DAC

Phase detector



Project name: LimeSDR-X3_1v1.PrbPcb

Title: Clocks 1

Size: A3 Revision: v1.1

Date: 2024-06-11 Time: 10:28:10 Sheet 28 of 31

File: 28_Clocks1.SchDoc



Lime Microsystems
Surrey Tech Centre
Guildford GU2 7YG
Surrey
United Kingdom





NF elements on sheet: R470, R478, C798, C799, C800, C801, C804, C805, R484, R485, R487, R488, R489, R491, R493, R496, R497, R498, R500, R503
Number of NF elements on sheet: 20

Clock circuits 3


Clock generator for BB DACs, ADCs




External sync In/Out



DACs clock source selection




XO Diff



NF elements on sheet: J32, R506, R507, R509, R516, R528, C852, R517, C855, R518, C858, R535, R536, C882, R534, C885, R548, C902, C903, R546, FUSE1
Number of NF elements on sheet: 21




Board power circuits 1

A






Main switching regulators


B





C



D



RF PA power selection



A

B

C

D


NF elements on sheet: FR156, FR157, R574, C947, R586, FR163, FR161, R580

Number of NF elements on sheet: 8


Total number of NF elements on all sheets: 176

Board power circuits 2








LMS 1




LMS 2




LMS 3




Misc power




Clock network power




LMS VDIO power selection




Voltage reference (2.5V)



Possible to use fixed and adjustable shunt voltage references. Fit proper resistors accordingly.



VCC3P3_BBDAC power selection



Project name: LimeSDR-X3_1v1.PrbPcb

Title: Board power supply 2

Size: A3 Revision: v1.1

Date: 2024-06-11 Time: 10:28:25 Sheet 31 of 31

File: 31_Power2.SchDoc

