# SONY

Diagonal 6.23 mm (Type 1/2.9) CMOS Image Sensor with Square Pixel for Color Cameras

# **Preliminary**

# **IMX323LQN-C**

### **Description**

The IMX323LQN-C is a diagonal 6.23 mm (Type 1/2.9) CMOS active pixel type image sensor with a square pixel array and approximately 2.12 M active pixels. This chip operates with analog 2.7 V, digital 1.2 V, and interface 1.8 V triple power supplies. High sensitivity, low dark current and no smear are achieved through the adoption of R, G and B primary color pigment mosaic filters. This chip features an electronic shutter with variable integration time. (Applications: Consumer use drive recorder, Consumer use network camera)

#### **Features**

- ◆ CMOS active pixel type dots
- ◆ Input clock frequency: 37.125 MHz
- ◆ Readout mode HD1080 p mode HD720 p mode
- ◆ Variable-speed shutter function (Minimum unit: One horizontal sync signal period (1XHS))
- ◆ H driver, V driver and serial communication circuit on chip
- DCK sync mode supported
- ◆ CDS/PGA on chip

0 dB to 21 dB: Analog Gain 21 dB (step pitch 0.3 dB)

21.3 dB to 45 dB: Analog Gain 21 dB + Digital Gain 0.3 to 24 dB (step pitch 0.3 dB)

- ◆ 10-bit / 12-bit A/D converter on-chip
- ◆ CMOS logic parallel SDR Data-Clock output
- ♠ R, G, B primary color pigment mosaic filters on chip
- ◆ Recommended lens F value: 2.8 or more (close side)
- ◆ Recommended exit pupil distance: -30 mm to -∞



Sony reserves the right to change products and specifications without prior notice.

This information does not convey any license by any implication or otherwise under any patents or other right.

Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

#### **Device Structure**

- ◆ CMOS image sensor
- ◆ Image size Diagonal 6.23 mm (Type 1/2.9)
- ◆ Total number of pixels 2001 (H) × 1121 (V) approx. 2.24 M pixels
- ◆ Number of effective pixels 1985 (H) × 1105 (V) approx. 2.19 M pixels
- ◆ Number of active pixels 1936 (H) × 1097 (V) approx. 2.12 M pixels
- ◆ Number of recommended recording pixels 1920 (H) × 1080 (V) approx. 2.07 M pixels
- Unit cell size2.8 μm (H) × 2.8 μm (V)
- ◆ Optical black

Horizontal (H) direction: Front 16 pixels, rear 0 pixels
Vertical (V) direction: Front 16 pixels, rear 0 pixels

**♦** Dummy

Horizontal (H) direction: Front 0 pixels, rear 0 pixels
Vertical (V) direction: Front 7 pixels, rear 0 pixels

◆ Substrate material

Silicon

# **Absolute Maximum Ratings**

Supply voltage (analog 2.7 V)	$AV_DD$	-0.3 to +3.3	V
Supply voltage (digital 1.2 V)	$DV_DD$	-0.3 to +2.0	V
Supply voltage (digital 1.8 V)	$OV_DD$	-0.3 to +3.3	V
Input voltage (digital)	$V_{I}$	-0.3 to OV <sub>DD</sub> +0.3	V
Output voltage (digital)	$V_{O}$	-0.3 to OV <sub>DD</sub> +0.3	V
Guaranteed Operating temperature	Topr	-30 to +75	°C
Guaranteed storage temperature	Tstg	-40 to +80	°C
Guaranteed performance temperature	Tspc	-10 to +60	°C

# **Recommended Operating Conditions**

Supply voltage (analog 2.7 V)	$AV_DD$	$2.7 \pm 0.1$	V
Supply voltage (digital 1.2 V)	$DV_{DD}$	$1.2 \pm 0.1$	٧
Supply voltage (digital 1.8 V)	$OV_DD$	$1.8 \pm 0.1$	٧
Input voltage (digital)	$V_{I}$	$-0.1$ to $OV_{DD}$ +0.1	V
Output voltage (digital)	Vo	-0.1 to OV <sub>DD</sub> +0.1	V

#### **USE RESTRICTION NOTICE**

This USE RESTRICTION NOTICE ("Notice") is for customers who are considering or currently using the image sensor products ("Products") set forth in this specifications book. Sony Corporation ("Sony") may, at any time, modify this Notice which will be available to you in the latest specifications book for the Products. You should abide by the latest version of this Notice. If a Sony subsidiary or distributor has its own use restriction notice on the Products, such a use restriction notice will additionally apply between you and the subsidiary or distributor. You should consult a sales representative of the subsidiary or distributor of Sony on such a use restriction notice when you consider using the Products.

#### **Use Restrictions**

- The Products are intended for incorporation into such general electronic equipment as office products, communication products, measurement products, and home electronics products in accordance with the terms and conditions set forth in this specifications book and otherwise notified by Sony from time to time
- You should not use the Products for critical applications which may pose a life- or injury-threatening
  risk or are highly likely to cause significant property damage in the event of failure of the Products. You
  should consult your sales representative beforehand when you consider using the Products for such
  critical applications. In addition, you should not use the Products in weapon or military equipment.
- Sony disclaims and does not assume any liability and damages arising out of misuse, improper use, modification, use of the Products for the above-mentioned critical applications, weapon and military equipment, or any deviation from the requirements set forth in this specifications book.

#### **Design for Safety**

 Sony is making continuous efforts to further improve the quality and reliability of the Products; however, failure of a certain percentage of the Products is inevitable. Therefore, you should take sufficient care to ensure the safe design of your products such as component redundancy, anti-conflagration features, and features to prevent mis-operation in order to avoid accidents resulting in injury or death, fire or other social damage as a result of such failure.

### **Export Control**

• If the Products are controlled items under the export control laws or regulations of various countries, approval may be required for the export of the Products under the said laws or regulations. You should be responsible for compliance with the said laws or regulations.

#### No License Implied

• The technical information shown in this specifications book is for your reference purposes only. The availability of this specifications book shall not be construed as giving any indication that Sony and its licensors will license any intellectual property rights in such information by any implication or otherwise. Sony will not assume responsibility for any problems in connection with your use of such information or for any infringement of third-party rights due to the same. It is therefore your sole legal and financial responsibility to resolve any such problems and infringement.

#### Governing Law

This Notice shall be governed by and construed in accordance with the laws of Japan, without reference
to principles of conflict of laws or choice of laws. All controversies and disputes arising out of or relating
to this Notice shall be submitted to the exclusive jurisdiction of the Tokyo District Court in Japan as the
court of first instance.

#### **Other Applicable Terms and Conditions**

The terms and conditions in the Sony additional specifications, which will be made available to you when
you order the Products, shall also be applicable to your use of the Products as well as to this
specifications book. You should review those terms and conditions when you consider purchasing
and/or using the Products.

General-0.0.8


# **CONTENTS**

Description	′
Features	<i>'</i>
Device Structure	
Absolute Maximum Ratings	
Recommended Operating Conditions	
USE RESTRICTION NOTICE	(
Chip Center and Optical Center	
Pixel Arrangement	
Block Diagram and Pin Configuration	
Pin Description	(
Electrical Characteristics	1 <sup>2</sup>
DC Characteristics	1 <sup>2</sup>
Current Consumption	1 <sup>2</sup>
AC Characteristics	12
Master clock (INCK)	12
XVS and XHS Input Characteristics (In Slave Mode)	
XVS, XHS Output Characteristics (In Master Mode)	13
Serial Communication (4-wire Serial)	14
Serial Communication (I <sup>2</sup> C)	1 <i>5</i>
DCK and DO Output Characteristics	16
I/O Equivalent Circuit Diagram	17
Spectral Sensitivity Characteristics	18
Image Sensor Characteristics	19
Zone Definition of Video Signal Shading	19
Image Sensor Characteristics Measurement Method	20
Measurement Conditions	20
Color Coding of this Image Sensor and Readout	2(
Definition of standard imaging conditions	2(
Measurement Method	
Setting Registers with Serial Communication	22
Description of Setting Registers (4-wire)	22
Register Communication Timing	22
Register Write and Read	23 -
Description of Setting Registers (I <sup>2</sup> C)	24
Register Communication Timing	24
Register Hold Setting	25
Communication Protocol	
Register Write and Read in I <sup>2</sup> C Communication	2
Register Map	
Chip ID: 02h	
Chip ID: 02hChip ID: 02h	
Readout Drive Mode	
Sync Code	
Sync Code Output Timing	
Image Data Output Format	43
HD1080p Mode	
HD720p mode	
Description of Various Functions	48
Standby mode	
Slave Mode and Master Mode	
Normal Sync mode	
XHSLNG Selection	
XVSLNG Selection	50
DCK Sync mode	5´
XHSLNG2 Selection	5´
XVSLNG Selection	
Gain Adjustment Function	52
Black Level Adjustment Function	54
Horizontal and Vertical - Normal and Inverted Scan	
Shutter and Integration Time Settings	

# SONY

Normal Exposure Operation (Controlling the Integration Time in 1H Units)	57
Long Exposure Operation (Control by Expanding the Number of Lines per Frame)	
Example of Integration Time Setting	59
Output Signal Interface Control	6(
Output Signal Range	61
Mode Transitions	
Power-on/off Sequence	63
Power-on Sequence	63
Power-off Sequence	64
Serial Communication Period after Sensor Reset	
Slave mode	65
Master mode	
Peripheral Circuit	67
Power pins	
Signal pins	
Output pin / GND	69
Spot Pixel Specifications	7(
Zone Definition	
Notice on White Pixels Specifications	
Measurement Method for Spot Pixels	
Spot Pixel Pattern Specifications	
CRA Characteristics	
Notes On Handling	
Package Outline	
List of Trademark Logos and Definition Statements	78


# **Chip Center and Optical Center**






# **Pixel Arrangement**

(Top View)




Pixel Arrangement - Physical Image

# **Block Diagram and Pin Configuration**



**Block Diagram** 



Pin Configuration



# **Pin Description**

Pin No.	I/O	Analog /Digital	Symbol	Description	Remarks
A1	GND	Ď	GND	GND	_
A2	GND	D	GND	GND	_
А3	I	D	INCK	Master Clock	37.125MHz
A4	0	D	DCK	Data clock	_
A5	0	D	DO2	CMOS parallel output	_
A6	0	D	DO5	CMOS parallel output	_
A7	0	D	DO8	CMOS parallel output	_
A8	0	D	DO11	CMOS parallel output	_
A9	D	Α	TEST1	TEST pin	Fixed to Low
A10	GND	D	GND	GND	_
B1	Power	D	VDDL	1.2 V power supply	_
B2	Power	D	VDDL	1.2 V power supply	_
B3	GND	D	GND	GND	_
B4	Power	D	VDDM	1.8 V power supply	_
B5	0	D	DO1	CMOS parallel output	_
B6	0	D	DO4	CMOS parallel output	_
B7	0	D	DO7	CMOS parallel output	_
B8	0	D	DO10	CMOS parallel output	_
B9	Power	D	VDDL	1.2 V power supply	_
B10	GND	D	GND	GND	_
C1	Power	D	VDDL	1.2 V power supply	_
C2	GND	D	GND	GND	_
C3	Power	D	VDDL	1.2 V power supply	_
C4	GND	D	GND	GND	_
C5	0	D	DO0	CMOS parallel output	_
C6	0	D	DO3	CMOS parallel output	_
C7	0	D	DO6	CMOS parallel output	_
C8	0	D	DO9	CMOS parallel output	_
C9	Power	D	VDDL	1.2 V power supply	_
C10	GND	D	GND	GND	_
D1	Power	Α	VDDH	2.7 V power supply	_
D2	GND	Α	GND	GND	_
D3	GND	Α	GND	GND	_
D4	GND	D	GND	GND	_
D5	Power	D	VDDM	1.8 V power supply	_
D6	Power	D	VDDM	1.8 V power supply	_
D7	GND	D	GND	GND	_
D8	Power	D	VDDL	1.2 V power supply	_
D9	GND	D	GND	GND	_
D10	Power	D	VDDL	1.2 V power supply	_



Pin No.	I/O	Analog /Digital	Symbol	Description	Remarks
E1	Power	A	VDDH	2.7 V power supply	_
E2	GND	Α	GND	GND	_
E3	Power	Α	VDDH	2.7 V power supply	_
E4	GND	D	GND	GND	_
E5	GND	D	GND	GND	_
E6	GND	D	GND	GND	_
E7	GND	Α	GND	GND	_
E8	0	D	SDO	(4-wire): Serial I/F (register value input) (I <sup>2</sup> C): Open	_
E9	I/O	D	SDI/SDA	(4-wire): Serial I/F (register value output) (1 <sup>2</sup> C): SDA pin	_
E10	I	D	XCE	(4-wire): Serial I/F (Chip enable) (I <sup>2</sup> C): Fixed to High	_
F1	GND	Α	GND	GND	_
F2	Power	Α	VDDH	2.7 V power supply	_
F3	GND	Α	GND	GND	_
F4	I	D	XCLR	System clear	_
F5	TEST	D	TEST2	Normal sync mode: Open DCK sync mode: Vertical sync signal	_
F6	Power	D	VDDM	1.8 V power supply	_
F7	Power	Α	VDDH	2.7 V power supply	
F8	I	D	SCK/SCL	(4-wire): Serial I/F (clock input) (I <sup>2</sup> C): SCL pin	_
F9	I	D	XMASTER	Slave / Master selection Slave mode: High / Master mode: Low	High: 1.8V Low: GND
F10	TEST	D	TEST3	TEST pin	Fixed to Low
G1	TEST	Α	VCAP1	Reference pin	Connect to an external capacitor
G2	TEST	Α	VCAP2	Reference pin	Connect to an external capacitor
G3	TEST	Α	TEST4	TEST pin	Open
G4	I/O	D	XVS	Vertical sync signal	_
G5	GND	D	GND	GND	_
G6	Power	D	VDDL	1.2 V power supply	_
G7	GND	D	GND	GND	_
G8	TEST	D	TEST5	TEST pin	Fixed to High
G9	GND	Α	GND	GND	_
G10	Power	Α	VDDH	2.7 V power supply	_
H1	GND	А	GND	GND	_
H2	Power	А	VDDH	2.7 V power supply	
H3	GND	Α	GND	GND	_
H4	I/O	D	XHS	Horizontal sync signal	_
H5	Power	D	VDDL	1.2 V power supply	_
H6	GND	Α	GND	GND	_
H7	Power	А	VDDH	2.7 V power supply	_
H8	I	Α	VRL	Connect to VCP pin	Connect to an external capacitor
H9	0	А	VCP	Connect to VRL pin	Connect to an external capacitor
H10	GND	D	GND	GND	
-					

### **Electrical Characteristics**

The electrical characteristics of this device are shown below.

### **DC Characteristics**

Item		Pin	Symbol	Conditions	Min.	Тур.	Max.	Unit
	Analog	V <sub>DD</sub> H	AV <sub>DD</sub>	AV <sub>DD</sub> —		2.7	2.8	V
Supply voltage	Distal	V <sub>DD</sub> M	OV <sub>DD</sub>	_	1.7	1.8	1.9	V
	Digital	V <sub>DD</sub> L	DV <sub>DD</sub>	_	1.1	1.2	1.3	V
Digital input voltage		XHS XVS XCLR INCK	V <sub>IH</sub>	XVS/XHS:	0.8OV <sub>DD</sub>	_	_	V
		XMASTER XCE SDI SCK	V <sub>IL</sub>	In slave mode	_	_	0.20V <sub>DD</sub>	V
Digital output voltage		DO [11:0]	V <sub>OH</sub>	CMOS output	OV <sub>DD</sub> – 0.4	_	_	V
		DCK	V <sub>OL</sub>	CMOS output	_	_	0.4	V
		XHS V <sub>OH</sub>		XVS/XHS: In	OV <sub>DD</sub> – 0.4	_	_	V
		TEST2 SDO	V <sub>OL</sub>	master mode, CMOS output	_	_	0.4	V

# **Current Consumption**

Item, conditions	Pin	Symbol	Тур.	Max.	Unit
	V <sub>DD</sub> H	IAV <sub>DD</sub>	TBD	TBD	
HD1080 p mode 10 bit/12 bit 30 frame/s	V <sub>DD</sub> L	IDV <sub>DD</sub>	TBD	TBD	mA
	V <sub>DD</sub> M	IOV <sub>DD</sub>	TBD	TBD	
Standby current	$V_{DD}H$	IAV <sub>DD</sub> _STB	TBD	TBD	
	$V_{DD}L$	IDV <sub>DD</sub> _STB	TBD	TBD	μA
	V <sub>DD</sub> M	IOV <sub>DD</sub> _STB	TBD	TBD	

Typ.:  $AV_{DD} = 2.7 \text{ V}$ ,  $OV_{DD} = 1.8 \text{ V}$ ,  $DV_{DD} = 1.2 \text{ V}$ ,  $Tj = 25 \,^{\circ}\text{C}$  Max.:  $AV_{DD} = 2.8 \,\text{V}$ ,  $OV_{DD} = 1.9 \,\text{V}$ ,  $DV_{DD} = 1.3 \,\text{V}$ ,  $Tj = 60 \,^{\circ}\text{C}$ 

Standard luminous intensity: Luminous intensity at standard imaging condition I Saturated luminous intensity: Luminous intensity when the sensor is saturated


Standby current: Tj = 60 °C, INCK = 0 V

SONY

IMX323LQN-C

# **AC Characteristics**

# Master clock (INCK)




Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
INCK clock frequency	f <sub>INCK</sub>	*1	37.125	*1	MHz	
INCK Low level width	t <sub>WLINCK</sub>	10.3	_	_	ns	
INCK High level width	twhinck	10.3	_	_	ns	
INCK clock duty	_	45	50	55	%	Defined with 0.5 x OV <sub>DD</sub>

The INCK fluctuation affects the frame rate. The sensor does not operate with specified frame rate except for typical value.



# XVS and XHS Input Characteristics (In Slave Mode)




Item	Symbol	Min.	Тур.	Max.	Unit
XVS fall time	tf	_	_	5	ns
XVS rise time	tr	_	_	5	ns
XHS fall time	tf	_	_	5	ns
XHS rise time	tr	_	_	5	ns
XVS, XHS input setup time	t <sub>VHSU</sub>	0	_	_	ns
XVS, XHS input hold time	t <sub>VHHLD</sub>	5	_	_	ns
XVS Low level pulse width	t <sub>WLXVS</sub>	4	_	100	INCK
XHS Low level pulse width	twlxhs	4	_	100	INCK
XVS-XHS fall delay	t <sub>VHDLY</sub>	_	_	1	INCK

# XVS, XHS Output Characteristics (In Master Mode)

<sup>\*</sup> XVS and XHS cannot be used for the sync signal to pixels. Be sure to detect sync code to detect the start of effective pixels in 1 line. For the output waveforms in master mode, see the item of "Slave Mode and Master Mode"

# **Serial Communication (4-wire Serial)**




# (Output load capacitance: 8 pF)

Item	Symbol	Min.	Тур.	Max.	Unit
SCK clock frequency	f <sub>SCK</sub>	_	13.5	_	MHz
XCLR Low level pulse width	t <sub>WLXCLR</sub>	500	_	_	ns
XCE effective margin	t <sub>ENXCE</sub>	100	_	_	ns
XCE input setup time	t <sub>SUXCE</sub>	20	_	_	ns
XCE input hold time	t <sub>HDXCE</sub>	20	_	_	ns
XCE High level pulse width	t <sub>WLXCE</sub>	20	_	_	ns
SDI input setup time	t <sub>SUSDI</sub>	10	_	_	ns
SDI input hold time	t <sub>HDSDI</sub>	10	_	_	ns
SDO output setup time	t <sub>SUSDO</sub>	_	_	25	ns
SDO output hold time	t <sub>HDSDO</sub>	0	_	_	ns




# Serial Communication (I<sup>2</sup>C)



Item	Symbol	Standard mode		Fast mode		Unit
item	Symbol	Min.	Max.	Min.	Max.	Offic
(SCL · SDA) Low level input voltage	V <sub>IL</sub>	-0.3	-0.20V <sub>DD</sub>	-0.3	$0.20V_{DD}$	V
(SCL • SDA) High level input voltage	V <sub>IH</sub>	0.8OV <sub>DD</sub>	1.9	0.8OV <sub>DD</sub>	1.9	V
(SDA) Low level output voltage	V <sub>CL</sub>	0	0.20V <sub>DD</sub>	0	0.20V <sub>DD</sub>	V
(SDA) High level output voltage	V <sub>CH</sub>	0.80V <sub>DD</sub>	_	0.80V <sub>DD</sub>	_	V

14	Or was be all	Standa	rd mode	Fast mode		l lesia
Item	Symbol	Min.	Max.	Min.	Max.	Unit
SCL clock frequency	f <sub>SCL</sub>	0	100	0	400	kHz
Hold time (start condition)	t <sub>HD;STA</sub>	0.4	_	0.6	_	μs
Low level of the SCL clock	t <sub>LOW</sub>	4.7	_	1.3	_	μs
High level of the SCL clock	t <sub>HIGH</sub>	4.0	_	0.6	_	μs
Setup time (repstart condition)	t <sub>SU;STA</sub>	4.7	_	0.6	_	μs
Data hold time	t <sub>HD;DAT</sub>	3	3450	3	900	ns
Data setup time	t <sub>SU;DAT</sub>	250	_	100	_	ns
Rise time (SDA and SCL)	t <sub>r</sub>	_	1000	20+0.1C <sub>b</sub>	300	ns
Fall time (SDA and SCL)	t <sub>f</sub>	_	300	20+0.1C <sub>b</sub>	300	ns
Setup time (stop condition)	t <sub>su;sто</sub>	4.0	_	0.6	_	μs
Bus free time between	t <sub>BUF</sub>	4.7	_	1.3	_	μs
Stop and Start condition	Сь	_	400	_	400	pF

# **DCK and DO Output Characteristics**



(Output load capacitance: 8 pF)

Item	Symbol	Min	Тур.	Max.	Unit
DCK clock frequency	f <sub>DCK</sub>	_	INCK	_	MHz
DCK clock duty	_	40	50	60	%
Maximum skew between DCK and DO*	tskmaxdos	_	_	2	ns
Minimum skew between DCK and DO*	t <sub>SKMINDOS</sub>	_	_	2	ns

The DCK frequency is the same as that of INCK when the FRSEL is set to 1.


# I/O Equivalent Circuit Diagram

# □: External pin

Symbol	Equivalent circuit	Symbol	Equivalent circuit
INCK	INCK 1 MΩ	XVS/XHS	Digital I/O GND
XCLR	XCLR	SDO	Digital output TITI
TEST4 Vcap1 Vcap2	Analog Output THE GND	SDI SCK XCE	Digital input Input GND GND
VRL VCP	VRL VCP	TEST5	VDDM VDDM Pull-up M GND TEST5
TEST3	VDDM  VDDM  VDDM  Pull-down  GND  GND	TEST1	TEST1 GND
DOx DCK	Digital output TITI		

# **Spectral Sensitivity Characteristics**

(Excludes lens characteristics and light source characteristics.)




## **Image Sensor Characteristics**

 $(AV_{DD} = 2.7 \text{ V}, OV_{DD} = 1.8 \text{ V}, DV_{DD} = 1.2 \text{ V}, Tj = 60 ^{\circ}C, HD1080p 12-bit 30 frame/s, Gain: 0 dB)$ 

Item		Symbol	Min.	Тур.	Max.	Unit	Measurement method	Remarks	
G sensitivity		Sg	TBD (TBD)	3239 (510)	_	Digit (mV)	1	1/30 s integration	
Consistivity ratio	R/G	Rr	TBD	_	TBD	_	2		
Sensitivity ratio	B/G	Rb	TBD	_	TBD	_	2	_	
Saturation signal	Zone0-II <sup>*3</sup>	Vsat2D	4095 (645)	_	_	Digit (mV)	3	Tj = 60 °C	
Video signal shading	Zone0-II <sup>,*3</sup>	SH2D	_	_	TBD	%	4	_	

Conversion is executed with 1 digit = 0.630 mV for 10-bit output and 1 digit = 0.1575 mV for 12-bit output.

# **Zone Definition of Video Signal Shading**



The video signal shading is the measured value in the wafer status (including color filter) and does not include the seal glass characteristics.

<sup>\*3</sup> See the Zone Definition of Video Signal Shading (diagram below) for Zone.

# **Image Sensor Characteristics Measurement Method**

#### **Measurement Conditions**

In the following measurements, the device drive conditions are at the typical values of the bias conditions and clock voltage conditions.

In the following measurements, spot pixels are excluded and, unless otherwise specified, the optical black (OB) level is used as the reference for the signal output, which is taken as the value of the Gr/Gb channel signal output or the R/B channel signal output of the measurement system.

# **Color Coding of this Image Sensor and Readout**

The primary color filters of this image sensor are arranged in the layout shown in the figure below. Gr and Gb represent the G signal on the same line as the R and B signals, respectively. The Gb signal and B signal lines and the R signal and Gr signal lines are output successively.

Gb	В	Gb	В
R	Gr	R	Gr
Gb	В	Gb	В
R	Gr	R	Gr

Color Coding Diagram

#### **Definition of standard imaging conditions**

#### ◆ Standard imaging condition I:

Use a pattern box (luminance:  $706 \text{ cd/m}^2$ , color temperature of 3200 K halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter and image at F5.6. The luminous intensity to the sensor receiving surface at this point is defined as the standard sensitivity testing luminous intensity.

#### Standard imaging condition II:

Image a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a testing standard lens with CM500S (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.

#### ◆ Standard imaging condition III:

Image a light source (color temperature of 3200 K) with a uniformity of brightness within 2 % at all angles. Use a testing standard lens (exit pupil distance -30 mm) with CM500S (t = 1.0 mm) as an IR cut filter. The luminous intensity is adjusted to the value indicated in each testing item by the lens diaphragm.



#### **Measurement Method**

#### 1. Sensitivity

Set the measurement condition to the standard imaging condition I. After setting the electronic shutter mode with a shutter speed of 1/100 s, measure the Gr and Gb signal outputs (VGr, VGb) at the center of the screen, and substitute the values into the following formula.

$$Sg = (VGr + VGb) / 2 \times 100 / 30 [mV]$$

#### 2. Sensitivity ratio

Set the measurement condition to the standard imaging condition II. After adjusting the average value of the Gr and Gb signal outputs to 464 mV, measure the R signal output (VR [mV]), the Gr and Gb signal outputs (VGr, VGb [mV]) and the B signal output (VB [mV]) at the center of the screen in frame readout mode, and substitute the values into the following formulas.

### 3. Saturation signal

Set the measurement condition to the standard imaging condition II. After adjusting the luminous intensity to 20 times the intensity with the average value of the Gr and Gb signal outputs, 464 mV, measure the average values of the Gr, Gb, R and B signal outputs.

#### 4. Video signal shading

Set the measurement condition to the standard imaging condition III. With the lens diaphragm at F2.8, adjust the luminous intensity so that the average value of the Gr and Gb signal outputs is 464 mV. Then measure the maximum value (Gmax [mV]) and the minimum value (Gmin [mV]) of the Gr and Gb signal outputs, and substitute the values into the following formula.

$$SH = (Gmax - Gmin) / 464 \times 100 [\%]$$

## **Setting Registers with Serial Communication**

This sensor can write and read the setting values of the various registers shown in the Register Map by 4-wire serial communication and  $I^2C$  communication. See the Register Map for the addresses and setting values to be set. Because the two communication systems are judged at the first communication, once they are judged, the communication cannot be switched until sensor reset. The pin for 4-wire serial communication and  $I^2C$  communication is shared, so the external pin XCE must be fixed to power supply side when using  $I^2C$  communication.

Some functions are set by different register according to communication method (4-wire / I<sup>2</sup>C).

#### **Description of Setting Registers (4-wire)**

The serial data input order is LSB-first transfer. The table below shows the various data types and descriptions.

#### **Serial Data Transfer Order**


Chip ID	Start address	Data	Data	Data	•••
(8 bit)	(8 bit)	(8 bit)	(8 bit)	(8 bit)	(8 bit)


#### Type and Description

Туре	Description			
ChipID	02h: Write to the CID = 02h register 03h: Write to the CID = 03h register 82h: Read from the CID = 02h register 83h: Read from the CID = 03h register			
Address	Designate the address according to the Register Map. When using a communication method that designates continuous addresses, the address is automatically incremented from the previously transmitted address.			
Data	Input the setting values according to the Register Map.			

#### **Register Communication Timing**

Perform register communication within the 6H period as shown in the figure below. Register setting values are reflected at the following timing. When communication is performed during the communication period shown in the figure below, items noted as "V" in the "Reflection timing" column of the Register Map are output in the state with the setting value reflected in the N frame. However, note that although the integration time setting is reflected in the N frame, it is reflected to shutter control after N frame readout, so the setting value is reflected to the output in the N + 1 frame. Items that are reflected instantly are reflected at the timing when communication is performed.






Register Reflection Timing




#### Register Write and Read

- Follow the communication procedure below when writing registers.
  - (1) Set XCE Low to enable the chip's communication function. Serial data input is executed using SCK and SDI.
  - (2) Transmit data in sync with SCK 1 bit at a time from the LSB using SDI. Transfer SDI in sync with the falling edge of SCK. (The data is loaded at the rising edge of SCK.)
  - (3) Input the Chip ID (CID = 02h or 03h) to the first byte. If the Chip ID differs, subsequent data is ignored.
  - (4) Input the start address to the second byte. The address is automatically incremented.
  - (5) Input the data to the third and subsequent bytes. The data in the third byte is written to the register address designated by the second byte, and the register address is automatically incremented thereafter when writing the data for the fourth and subsequent bytes. Normal register data is loaded to the inside of the sensor and established in 8-bit units.
  - (6) The register values starting from the register address designated by the second byte are output from the SDO pin. The register values before the write operation are output. The actual register values are the input data.
  - (7) Set XCE High to end communication.
- ◆ Follow the communication procedure below when reading registers.
  - (1) Set XCE Low to enable the chip's communication function. Serial data input is executed using SCK and SDI.
  - (2) Transmit data in sync with SCK 1 bit at a time from the LSB using SDI. Transfer SDI in sync with the falling edge of SCK. (The data is loaded at the rising edge of SCK.)
  - (3) Input Chip ID (CID = 82h or 83h) to the first byte. If the Chip ID differs, subsequent data is ignored.
  - (4) Input the start address to the second byte. The address is automatically incremented.
  - (5) Input data to the third and subsequent bytes. Input dummy data in order to read the registers. The dummy data is not written to the registers. To read continuous data, input the necessary number of bytes of dummy data.
  - (6) The register values starting from the register address designated by the second byte are output from the SDO pin. The input data is not written, so the actual register values are output.
  - (7) Set XCE High to end communication.
- Note) Even when changing register setting values during imaging, communication should finish within the 6H communication period. When writing data to multiple registers with discontinuous addresses, access to undesired registers can be avoided by repeating the above procedure multiple times. The figures on the following page show examples of transmission.




#### Communication Timing to Registers with Continuous Addresses



Communication Timing to Registers with Discontinuous Addresses

# Description of Setting Registers (I<sup>2</sup>C)

The serial data input order is MSB-first transfer. The table below shows the various data types and descriptions.



Pin connection of serial communication

#### Slave address

MSB							LSB
0	0	1	1	0	1	0	R/W

\*R / W is data direction bit

#### R/W


R/W	Data direction
0	Write (Master → Sensor)
1	Read (Sensor → Master)

# I<sup>2</sup>C pin description


Symbol	Pin No.	Description	
SDA (common to SDI)	E9	Serial data communication	
SCL (common to SCK)	F8	Serial clock input	

# **Register Communication Timing**

Perform register communication within the communication period shown below. Register setting values are reflected at the following timing. When communication is performed during the communication period shown in the figure below, items noted as "V" in the "Reflection timing" column of the Register Map are output in the state with the setting value reflected in the N frame. However, note that although the integration time setting is reflected in the N frame, it is reflected to shutter control after N frame readout, so the setting value is reflected to the output in the N + 1 frame. Items that are reflected instantly are reflected at the timing when communication is performed.



#### DCK Sync mode




Register Reflection Timing

### **Register Hold Setting**

Register setting can be transmitted with divided to several frames and it can be reflected globally at a certain frame by the register REGHOLD (address: 0104h [0]). Setting REGHOLD = 1 at the start of register communication period prevents the registers that are set thereafter from reflecting at the frame reflection timing. The registers that are set when setting REGHOLD = 1 are reflected globally by setting REGHOLD = 0 at the end of communication period of the desired frame to reflect the register.

### Register hold register


Register details			Initial value	Setting value	
Register name	Address	bit	IIIIIai vaiue	Setting value	
DECLIOLD 0404h		[0]	4	0h: Invalid	
REGHOLD	0104h [0]	ĮΟJ	I	1h: Valid (register hold)	



Register Hold Setting


#### **Communication Protocol**

I<sup>2</sup>C serial communication supports a 16-bit register address and 8-bit data message type.




Communication protocol


Data is transferred serially, MSB first in 8-bit units. After each data byte is transferred, A (Acknowledge) / A (Negative Acknowledge) is transferred. Data (SDA) is transferred at the clock (SDL) cycle. SDA can change only while SCL is Low, so the SDA value must be held while SCL is High. The Start condition is defined by SDA changing from High to Low while SCL is High. When the Stop condition is not generated in the previous communication phase and Start condition for the next communication is generated, that Start condition is recognized as a Repeated Start condition.



Start Condition




Repeated Start Condition



Stop Condition

After transfer of each data byte, the Master or the sensor transmits an Acknowledge / Negative Acknowledge and release (does not drive) SDA. When Negative Acknowledge is generated, the Master must immediately generate the Stop Condition and end the communication.




Acknowledge and Negative Acknowledge



# Register Write and Read in I<sup>2</sup>C Communication

#### Single Read from Random Location


The sensor has an index function that indicates which address it is focusing on. In reading the data at an optional single address, the Master must set the index value to the address to be read. For this purpose it performs dummy write operation up to the register address. The upper level of the figure below shows the sensor internal index value, and the lower level of the figure shows the SDA I/O data flow. The Master sets the sensor index value to M by designating the sensor slave address with a write request, then designating the address (M). Then, the Master generates the start condition. The Start Condition is generated without generating the Stop Condition, so it becomes the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge immediately followed by the index address data on SDA. After the Master receives the data, it generates a Negative Acknowledge and the Stop Condition to end the communication



Single Read from Random Location

#### Single Read from Current Location

After the slave address is transmitted by a write request, that address is designated by the next communication and the index holds that value. In addition, when data read / write is performed, the index is incremented by the subsequent Acknowledge / Negative Acknowledge timing. When the index value is known to indicate the address to be read, sending the slave address with a read request allows the data to be read immediately after Acknowledge. After receiving the data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication, but the index value is incremented, so the data at the next address can be read by sending the slave address with a read request.




Single Read from Current Location



#### **Sequential Read Starting from Random Location**


In reading data sequentially, which is starting from an optional address, the Master must set the index value to the start of the addresses to be read. For this purpose, dummy write operation includes the register address setting. The Master sets the sensor index value to M by designating the sensor slave address with a read request, then designating the address (M). Then, the Master generates the Repeated Start Condition. Next, when the Master sends the slave address with a read request, the sensor outputs an Acknowledge followed immediately by the index address data on SDA. When the Master outputs an Acknowledge after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA. This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication.



Sequential Read Starting from Random Location

#### **Sequential Read Starting from Current Location**

When the index value is known to indicate the address to be read, sending the slave address with a read request allows the data to be read immediately after the Acknowledge. When the Master outputs an Acknowledge after it receives the data, the index value inside the sensor is incremented and the data at the next address is output on SDA. This allows the Master to read data sequentially. After reading the necessary data, the Master generates a Negative Acknowledge and the Stop Condition to end the communication.




Sequential Read Starting from Current Location



#### **Single Write to Random Location**


The Master sets the sensor index value to M by designating the sensor slave address with a write request, and designating the address (M). After that the Master can write the value in the designated register by transmitting the data to be written. After writing the necessary data, the Master generates the Stop Condition to end the communication.



Single Write to Random Location

#### **Sequential Write Starting from Random Location**

The Master can write a value to register address M by designating the sensor slave address with a write request, designating the address (M), and then transmitting the data to be written. After the sensor receives the write data, it outputs an Acknowledge and at the same time increments the register address, so the Master can write to the next address simply by continuing to transmit data. After the Master writes the necessary number of bytes, it generates the Stop Condition to end the communication.



Sequential Write Starting from Random Location



# **Register Map**

There are some functions that address is change according to communication method. When described as  $(I^2C)$ , this function will be enabled by  $I^2C$  communication. When described as (4-wire), this function will be enabled by 4-wire communication.

# I<sup>2</sup>C only

	h:4	<b>D</b>	D ist		lt value reset	Reflection	
Address	bit	Register name	Description	By register	By address	timing	
0000h	[7:0]						
to	to		Do not rewrite.	_	_	_	
0007h	[7:0]						
0008h	[0]	I <sup>2</sup> C BLKLEVEL [8]	Black level offset value setting (I <sup>2</sup> C)	040h	0h	Immediately	
0009h	[7:0]	I <sup>2</sup> C BLKLEVEL [7:0]	Black level offset value setting (1 0)	0-1011	40h	Illillediately	
000Ah	[7:0]						
to	to		Do not rewrite.	_	_	-	
00FFh	[7:0]		2				
			Standby control (I <sup>2</sup> C)				
	[0]	MODE_SEL	0: Standby	0h		*1	
			1: Normal operation				
	[1]		Fixed to 0	0h		_	
0100h	[2]		Fixed to 0	0h	00h	_	
0.10011	[3]		Fixed to 0	0h		_	
	[4]		Fixed to 0	0h		_	
	[5]		Fixed to 0	0h		_	
	[6]		Fixed to 0	0h			
	[7]		Fixed to 0	0h			
			Horizontal (H) scanning				
	[0]	IMG_ORIENTATION_H	direction control (I <sup>2</sup> C) 0: Normal	0h	-	V	
			1: Inverted				
			Vertical (V) scanning direction control (I <sup>2</sup> C)				
	[1]	IMG_ORIENTATION_V	0: Normal	0h		V	
0101h			1: Inverted		00h		
	[2]		Fixed to 0	0h			
	[3]		Fixed to 0	0h			
	[4]		Fixed to 0	0h			
	[ <del>4</del> ] [5]		Fixed to 0	0h			
	[6]		Fixed to 0	0h			
	[7]		Fixed to 0	0h			
0102h	[7:0]		1 IAGU TO 0	OH			
to	to		Do not rewrite.	_		_	
0103h	[7:0]		Do not rewrite.				
010011	[7.0]						



٨٩٩٠٠٠		Register name	Description	Default value after reset		Reflection
Address	bit			Ву	Ву	timing
				register	address	
			Register reflection timing hold			
		550 11015	0: Normal communication mode.			
	[0]	REG_HOLD	When register setting is hold,	0h		Immediately
			reflection is applied.			
			1: Register setting hold			
0104h	[1]		Fixed to 0	0h	00h	_
	[2]		Fixed to 0	0h		_
	[3]		Fixed to 0	0h		
	[4]		Fixed to 0	0h		
	[5]		Fixed to 0	0h		
	[6]		Fixed to 0	0h		_
	[7]		Fixed to 0	0h		
0105h	[7:0]					
to	to		Do not rewrite.	_	_	_
0111h	[7:0]		120			
0112h	[7:0]	I <sup>2</sup> C ADRES1 [7:0]	AD gradation setting (I <sup>2</sup> C) 0Ah: 10 bits, 0Ch: 12 bits	0Ah	0Ah	V
0113h	[7:0]	I <sup>2</sup> C ADRES2 [7:0]	AD gradation setting (I <sup>2</sup> C) 0Ah: 10 bits, 0Ch: 12 bits	0Ah	0Ah	V
0114h	[7:0]					
to	to		Do not rewrite.	_	_	_
0201h	[7:0]					
0202h	[7:0]	INTEG_TIME [15:8]	Integration time adjustment (I <sup>2</sup> C)	0000h	00h	V
0203h	[7:0]	INTEG_TIME [7:0]	Designated in line units		00h	
0204h	[7:0]					
to	to		Do not rewrite.	_	_	_
033Fh	[7:0]					
0340h	[7:0]	FRM_LENGTH [15:8]	In master mode. Vertical (V)  direction line number	04E2h	04h	V
0341h	[7:0]	FRM_LENGTH [7:0]	designation (I <sup>2</sup> C)	U-LEII	E2h	V
0342h	[7:0]	LINE_LENGTH [15:8]	In master mode. Horizontal (H)  direction clock number	044Ch	04h	V
0343h	[7:0]	LINE_LENGTH [7:0]	designation (I <sup>2</sup> C)		4Ch	
0344h	[7:0]					
to	to		Do not rewrite.	_	_	_
2FFFh	[7:0]					

<sup>\*</sup>Fixed the empty bit of 0008h, 0009h to "0".



# Chip ID: 02h

Add	ress						Reflection
4-wire	I <sup>2</sup> C	bit	it Register name Description	Ву	Ву	timing	
		[0]	STANDBY	STANDBY control (4-wire)  Oh: Normal operation  1h: STANDBY	register 1h	address	*1
		[1]		Fixed to "0".	0h		_
		[2]		Fixed to "0".	0h		_
		[3]		Fixed to "0".	0h		
00h	3000h	[4]	TESTEN [1:0]	Register write 0h: Invalid	0h	01h	lm m a di at al
		[5]	TESTEN [1.0]	3h: Valid Others: Invalid	OII		Immediate
		[6]		Fixed to "0".	0h		
		[7]		Fixed to "0".	0h	o0h O0h  4Ch	
01h		[0]	VREVERSE	Vertical (V) scanning direction control (4-wire) 0: Normal 1: Inverted	Oh		V
	3001h	[1]	HREVERSE	Horizontal (H) scanning direction control (4-wire) 0: Normal 1: Inverted	0h	00h	_
		[2]		Fixed to "0".	0h		_
		[3]		Fixed to "0".	0h		_
		[4]		Fixed to "0".	0h		
		[5]		Fixed to "0".	0h		
		[6]		Fixed to "0".	0h		_
		[7]		Fixed to "0".	0h		_
		[0] [1] [2] [3]	MODE [3:0]	Readout mode designation 1h:HD720 p Fh: HD1080 p Others: Invalid	0h		V
02h	3002h	[4]		Fixed to "0".	0h	00h	
		[5]		Fixed to "0".	0h		_
		[6]		Fixed to "0".	0h		
		[7]		Fixed to "0".	0h		_
		[0] [1]		LSB			
03h	3003h	[2] [3] [4]			4Ch	4Ch	
				In master mode Horizontal (H) direction clock number designation		V	
04h	3004h	[0] [1] [2] [3] [4]		(4-wire)		04h	
		[5]		MSB	1	_	
		[6]		Fixed to "0".	0h		



Add	Address				Default value after reset		Reflection
		bit	Register name	Description	By	By	timing
4-wire	I <sup>2</sup> C				-		uning
05h	3005h	[0] [1] [2] [3] [4] [5] [6] [7] [0] [1] [2] [3] [4] [5]	VMAX [15:0]	In master mode Vertical (V) direction line number designation (4-wire)	register 04E2h	E2h 04h	V
		[6] [7]		MSB			
07h	3007h	[7:0]		Fixed to "00h"	00h	00h	
08h	3008h	[0] [1] [2] [3] [4] [5] [6] [7]		Integration time adjustment		00h	
09h	3009h	[0] [1] [2] [3] [4] [5] [6] [7]	SHS1[15:0]	Designated in line units (4-wire)  MSB	0000h	00h	V
0Ah	300Ah	[7:0]		Fixed to "00h"	00h	00h	_
0Bh	300Bh	[7:0]		Fixed to "00h"	00h	00h	
0Ch	300Ch	[7:0]		Fixed to "00h"	00h	00h	
0Dh	300Dh	[7:0]		Fixed to "00h"	00h	00h	_
0Eh	300Eh	[7:0]		Fixed to "00h"	00h	00h	_
0Fh	300Fh	[7:0]		Fixed to "00h"	00h	00h	_
10h	3010h	[7:0]		Fixed to "00h"	00h	00h	



Add	ress					t value reset	Reflection			
4	l <sup>2</sup> C	bit	Register name	Description	Ву	Ву	timing			
4-wire	I-C				register	address	Ü			
		[0]		Output data rate designation						
		[1]	FRSEL [2:0]	0: 2 times INCK	0h		V			
		[2]	111022[2.0]	1: Equal to INCK			-			
				Others: Invalid	01					
11h	3011h	[3]		Fixed to "0".	0h	00h				
		[4]		Fixed to "0".	0h					
		[5]		Fixed to "0".	0h					
		[6]		Fixed to "0".	0h					
		[7]		Fixed to "0".	0h					
					[0]	SSBRK	Low-speed shutter forcible termination	0h		Immediately
		[1]	ADRES	AD gradation setting (4-wire) 0: 10 bits, 1: 12 bits	0h		V			
4.01	3012h	[2]		Fixed to "0".	0h	0.01	_			
12h		[3]		Fixed to "0".	0h	80h	_			
		[4]		Fixed to "0".	0h		_			
		[5]		Fixed to "0".	0h		_			
		[6]		Fixed to "0".	0h		_			
		[7]		Fixed to "1".	1h		_			
13h	3013h	[7:0]		Fixed to "40h".	40h	40h	Immediately			
14h	3014h	[7:0]		Fixed to "00h"	00h	00h	_			
15h	3015h	[7:0]		Fixed to "00h"	00h	00h	_			
16h	3016h	[7:0]		HD1080p: 3Ch HD720p: F0h	00h	00h	V			
17h	3017h	[7:0]		Fixed to "00h"	00h	00h	_			
18h	3018h	[7:0]		Fixed to "00h"	00h	00h	_			
19h	3019h	[7:0]		Fixed to "00h"	00h	00h	_			
1Ah	301Ah	[7:0]		Fixed to "00h"	00h	00h	_			
1Bh	301Bh	[7:0]		Fixed to "00h"	00h	00h	_			
1Ch	301Ch	[7:0]		Fixed to "50h"	50h	50h	_			
1Dh	301Dh	[7:0]		Fixed to "00h"	00h	00h	_			



Add	Address				Default value		D. C.
	1	bit	bit Register name Description	Description		reset	Reflection
4-wire	I <sup>2</sup> C			2 000.15	Ву	Ву	timing
					register	address	
	1	[0]		LSB			
		[1]					
		[2]					
1Eh	301Eh	[3]	GAIN [7:0]	Gain setting (	00h	00h	V
	00.2	[4]	O [ ]	Gain Gain ig			-
		[5]					
		[6]					
		[7]		MSB			
1Fh	301Fh	[7:0]		Fixed to "73h".*2	31h	31h	
		[0]		LSB			
		[1]					
		[2]					
20h	3020h	[3]		Black level offset value setting		3Ch	
2011	002011	[4]	BLKLEVEL [8:0]	(4-wire)	03Ch	0011	Immediately
		[5]		(1.11.13)			
		[6]					
		[7]					
		[0]		MSB		_	
		[1]		Fixed to "0".	0h		
		[2]		Fixed to "0".	0h 0h 0h		
21h	3021h	[3]		Fixed to "0".			
2111	302111	[4]	XHSLNG [1:0]	H sync pulse low level width		0011	
		[5]	7(10L140 [1:0]	setting 1.			
		[6]		Fixed to "0".			
		[7]	10BITA	Setting registers for 10 bit.	0h		Immediately
		[0]		V sync pulse low level width			
		[1]	XVSLNG [2:0]	setting.	0h		Immediately
		[2]		-	0h 00h 00h 00h 00h 00h 00h 00h 00h 00h		
22h	3022h	[3]		Fixed to "0".	0h	40h	
2211	302211	[4]		Fixed to "0".	0h	4011	
		[5]		Fixed to "0".	0h		
		[6]		Fixed to "1".	1h		
		[7]	720PMODE	Fixed to 1 for HD720p mode.	0h		V
23h	3023h	[7:0]					
to	to	to		Do not rewrite.	_	_	_
26h	3026h	[7:0]					
27h	3027h	[7:0]		Fixed to "20h".*2	21h	21h	Immediately
28h	3028h	[7:0]					
to	to	to		Do not rewrite.	_		_
2Bh	302Bh	[7:0]					



Add	ress		5			t value reset	Reflection
4-wire	I <sup>2</sup> C		Register name	Description	By register	By address	timing
		[0]	XMSTA	Trigger for master mode operation start  0:Master mode operation start  1: Trigger standby	1h		Immediately
		[1]		Fixed to "0".	0h		_
2Ch	302Ch	[2]		Fixed to "0".	0h	01h	_
		[3]		Fixed to "0".	0h		
		[4]		Fixed to "0".			
		[5]		Fixed to "0".			_
		[6]		Fixed to "0".	1h		
		[7]		Fixed to "0".			
		[0]		Fixed to "0".			_
		[0]		DCK phase delay	011		
		[1]	DCKDLY	For SDR output 0: 0°, 1: 180° For DDR output 0: 0°, 1: 90°	0h		V
		[2]		Fixed to "0"	0h		
2Dh	302Dh			10-bit output 2-bit shift		40h	
	002511	[3]	BITSEL	0: Left justified, 1: Right justified	0h	1011	V
		[4]		Fixed to "0".			_
		[5]		Fixed to "0".			_
		[6]		Fixed to "1".			_
		[7]		Fixed to "0".			
2Eh	302Eh	[7:0]		Timed to 0.	011		
to	to	to		Do not rewrite.	_	_	_
3Eh	303Eh	[7:0]		Do not rownto.			
3Fh	303Fh	[7:0]		Fixed to "0Ah".*2	00h	00h	Immediately
40h	3040h	[7:0]			0011	00	
to	to	to		Do not rewrite.	_	_	_
4Eh	304Eh	[7:0]		Do not rounte.			
4Fh	304Fh	[7:0]	SYNC2EN	Sync mode selection 07h: Normal sync mode 47h: DCK sync mode	07h	07h	Immediately
50h	3050h	[7:0]					
to		to		Do not rewrite.	_	_	_
53h	3053h	[7:0]					
		[0]					
		[1]	XHSLNG2	H sync pulse low level width	0		Immediately
		[2]		setting 2.			
		[3]		Fixed to "0".	0		_
F 41				Sync mode selection		001	
54h	3054h	[4]	SYNCSEL	0: Normal sync mode	0	00h	Immediately
				1: DCK sync mode			Í
		[5]		Fixed to "0".	0	]	_
		[6]		Fixed to "0".	0	]	_
		[7]		Fixed to "0".	0	]	_
55h	3055h	[7:0]					
to	to	to		Do not rewrite.	_	_	_
79h	3079h	[7:0]					



Add	ress					t value reset	Reflection
	2	bit	Register name	Description	By	By	timing
4-wire	I <sup>2</sup> C				register	address	uning
7Ah	307Ah	[7:0]	10BITB	Setting registers for 10 bit.	00h	00h	Immediately
7Bh	307Bh	[7:0]	10BITC	Setting registers for 10 bit.	00h	00h	Immediately
7Ch	307Ch	[7:0]					
to	to	to		Do not rewrite.	_	_	_
97h	3097h	[7:0]					
		[0]		LSB			
		[1]					
		[2]					
98h	3098h	[3]				26h	
3011	303011	[4]				2011	
		[5]	10B1080 P [11:0]	Adjustment registers for each	226h		Immediately
		[6]	10010001 [11.0]	operation mode.	22011		ininiculatory
		[7]					
		[0]					
		[1]					
		[2]					
99h	3099h	[3]		MSB		02h	
0011	000011	[4]		Fixed to "0".	0h	0211	
		[5]		Fixed to "0".	0h		_
		[6]		Fixed to "0".	0h		_
		[7]		Fixed to "0".	0h		_
		[0]		LSB			
		[1]					
		[2]					
9Ah	309Ah	[3]				4Ch	
		[4]					
		[5]	12B1080 P [11:0]	Adjustment registers for each	44Ch		Immediately
		[6]		operation mode.			,
<u> </u>		[7]					
		[0]					
		[1]					
		[2]		MOD			
9Bh	309Bh	[3]		MSB	OI-	04h	
		[4]		Fixed to "0".	0h		
		[5]		Fixed to "0".	0h		_
		[6]		Fixed to "0".	0h		
005	20001	[7]		Fixed to "0".	0h		_
9Ch	309Ch	[7:0]		Do not rowrito			
to CDh	to 30CDh	to [7:0]		Do not rewrite			
CDII	300011	[7.0]					



Add	30CEh [0] [1] [2] [3] PRI [6] [7] [0] [1] [2]		Degister name	Description		t value reset	Reflection
4-wire	I <sup>2</sup> C	DIL	Register name	Description	By register	By address	timing
		[0]		LSB			
		[1]					
		[2]		Adjustment registers for each			
CEh	30CEh	[3]	PRES[6:0]	operation mode.	16h	16h	Immediately
OLII	JOOLII			operation mode.		1011	immediately
				MSB			
				Fixed to "0".	0h		
				LSB			
CFh	30CFh	[3]		Adjustment registers for each		82h	
		[4]	DRES[8:0]	operation mode.	082h		Immediately
		[5]					
		[6]					
		[7]		MOD			
		[0]		MSB	O.I-		
		[1]		Fixed to "0".	0h		_
		[2]		Fixed to "0".  Fixed to "0".	0h 0h		<u> </u>
D0h	30D0h	[3]		Fixed to "0".	Oh	00h	
		[4]		Fixed to "0".			
		[5]		Fixed to "0".	0h 0h		
		[6]		Fixed to "0".	Oh		
Date		[7]		rixed to 0.	UII		_
D1h	30D1h	[7:0]		Do not recurite			
to FFh	to	to		Do not rewrite.			_
FFII	30FFh	[7:0]					

Chip ID: 03h

Add	Address		Register	Description		t value reset	Reflection	
4-wire	I <sup>2</sup> C	Bit	name	Description	By register	By address	timing	
00h to 16h	3100h to 3116h	[7:0] to [7:0]		Do not rewrite.	_	_	1	
17h	3117h	[7:0]		Fixed to "0Dh" *2.	4Dh	4Dh	Immediately	
18h to FFh	3118h to 31FFh	[7:0] to [7:0]		Do not rewrite.	_	_	_	

<sup>&</sup>lt;sup>\*1</sup> The STANDBY (Address 00h [0]) register is reflected at the following timings.

<sup>•</sup>When canceling standby mode: Reflected immediately

<sup>•</sup>When entering standby mode: Reflected immediately after the end of the frame during which the setting was made

The values must be changed from the default values, so initial setting after reset is required after power-on. Subsequent setting by communication is not needed unless the power is turned Off or the system is reset.

<sup>&</sup>quot;V" in the "Reflection timing" column indicates that the setting value is reflected at the falling edge of the next XVS after the register communication is performed.

Do not perform communication to addresses not listed in the Register Map. Doing so may result in malfunction. However, other registers that require communication to addresses not listed above may be added, so addresses up to FFh should be supported for both CID = 02h and 03h.

## **Readout Drive Mode**

The table below lists the operating modes available with this sensor.


				Imaging c	onditions				
Drive mode	node INCK		Output Resolution	Data Rate	-	Number of effective pixels		Data width*1	
	[MHz]	rate [frame/s]	[bit]	[Mpixel/s]	H [pixels]	V [lines]	H [INCK]	V [lines]	Period [µs]
		15.00	10/12	37.125			2200		59.26
HD1080 p		25.00	10/12	74.25	1984	1105	1320	1125	35.56
	37.125	30.00	10/12	74.25			1100		29.63
HD720 p		30.00	10/12	37.125	1344	745	1650	750	44.44
HD720 p		60.00	10	74.25	1344	745	825	730	22.22

<sup>&</sup>lt;sup>\*1</sup> The data width indicates the output sync signal period in master mode. In slave mode the data width is the input XVS and XHS clock interval.

SONY IMX323LQN-C

### Sync Code

The sync code is added immediately before and after "dummy signal + OB signal + effective pixel data" and then output. The sync code is output in order of 1st, 2nd, 3rd and 4th. The fixed value is output for 1st to 3rd. (BLK: Blanking period)




Sync Code Output Timing (Parallel CMOS Output)

SONY IMX323LQN-C


## **Sync Code Output Timing**

In the normal sync mode, the sensor output signal passes through the internal circuits and is output with a latency time (system delay) relative to the horizontal sync signal. This system delay value is undefined for each line, so refer to the sync codes output from the sensor and perform synchronization.



Output Timing in Normal Sync Mode

The XVS and XHS fall timings can be changed as shown in figure below by setting to the DCK sync mode. In this time, the before the change XVS pulse can be output from TEST2 pin (F5 pin)



Output Timing in DCK sync Mode

IMX323LQN-C



# **Image Data Output Format**

# HD1080p Mode

The sensor signal is cut out with the angle of view for HD1080p (1920  $\times$  1080) and read.


# Register List for HD1080p Mode Setting

Regis	ter details				Setting	g value		
5			Initial	10	bit	12	bit	Function
Register name	Address	Bit	value	15	30	15	30	Function
namo				[frame/s]	[frame/s]	[frame/s]	[frame/s]	
I <sup>2</sup> C ADRES1	0112h	[7:0]	0Ah	0/	Ah	00	Ch	AD gradation setting (I <sup>2</sup> C)
I <sup>2</sup> C ADRES2	0113h	[7:0]	0Ah	0.4	Ah	00	Ch	AD gradation setting (I <sup>2</sup> C)
FRM_	0340h	[7:0]	04E2h		04	65h		Vertical (V) direction line
LENGTH	0341h	[7:0]	04EZII		04	0311		number designation (I <sup>2</sup> C)
LINE_	0342h	[7:0]	044Ch	0898h	044Ch	0898h	044Ch	Horizontal (H) direction clock
LENGTH	0343h	[7:0]	044011	009011	044011	009011	044011	number designation (I <sup>2</sup> C)
MODE	02h	[3:0]	00h		F	h		HD1080 p mode
HMAX	03h	[7:0]	044Ch	0898h	0898h 044Ch 0898h 044Ch		044Ch	Horizontal (H) direction clock
TIWAX	04h	[5:0]	044011	003011	044011	003011	044011	number designation (4-wire)
VMAX	05h	[7:0]	04E2h		04	65h		Vertical (V) direction line
VIVICAX	06h	[7:0]	OTLZII			0011		number designation (4-wire)
FRSEL	11h	[2:0]	0h	1h	0h	1h	0h	Output data rate designation
ADRES	12h	[1]	0h	0	h	1	h	AD gradation setting (4-wire)
WINPV	16h	[7:0]	00h		30	Ch		Adjustments register for each operation mode
10BITA	21h	[7]	0	,	1	(	)	Adjustments register for each operation mode.
720PMODE	22h	[7]	0			0		Sets in 720 p mode only.
10BITB	7Ah	[7:0]	00h	40	)h	0	Oh	
10BITC	7Bh	[7:0]	00h	02	2h	00	Oh	
10B1080 P	98h	[7:0]	226h	44Ch		226h		
10D 1000 F	99h	[3:0]	22011	44011	44Ch 226h			
12B1080 P	9Ah	[7:0]	44Ch	44Ch 226h		226h	Adjustments register for each operation	
12510001	9Bh	[3:0]	44011	44011 22011		22011	mode.	
PRES	CEh	[6:0]	16h	16h				
DRES	CFh	[7:0]	082h		00	32h		
DIVEO	D0h	[0]	00211		UC	) <u> </u>		




Regist	ter details			Setting	g value	
			Initial	10 bit	12 bit	F
Register name	Address	Bit	value	2	5	Function
name				[fran	ne/s]	
I <sup>2</sup> C ADRES1	0112h	[7:0]	0Ah	0Ah	0Ch	AD gradation setting (I <sup>2</sup> C)
I <sup>2</sup> C ADRES2	0113h	[7:0]	0Ah	0Ah 0Ch		AD gradation setting (I <sup>2</sup> C)
FRM_	0340h	[7:0]	0.4505			Vertical (V) direction line
LENGTH	0341h	[7:0]	04E2h	046	65h	number designation. (I <sup>2</sup> C)
LINE_	0342h	[7:0]	04401	0.57	201	Horizontal (H) direction clock
LENGTH	0343h	[7:0]	044Ch	052	28h	number designation. (I <sup>2</sup> C)
MODE	02h	[3:0]	00h	F	h	HD1080p mode
HMAX	03h	[7:0]	044Ch	050	28h	Horizontal (H) direction clock
ПІЛАХ	04h	[5:0]	044Cn	052	2011	number designation. (4-wire)
VMAX	05h	[7:0]	04E2h	0.44	65h	Vertical (V) direction line
VIVIAA	06h	[7:0]	04E2II	040	5511	number designation. (4-wire)
FRSEL	11h	[2:0]	0h	0	h	Output data rate designation.
ADRES	12h	[1]	0h	0h	1h	AD gradation setting. (4-wire)
WINPV	16h	[7:0]	00h	30	Ch	Adjustments register for each operation mode.
10BITA	21h	[7]	0	1	0	Adjustments register for each operation mode.
720PMODE	22h	[7]	0	(	)	Sets in 720 p mode only.
10BITB	7Ah	[7:0]	00h	40h	00h	
10BITC	7Bh	[7:0]	00h	02h	00h	
10B1080 P	98h	[7:0]	226h	294h	226h	
10210001	99h	[3:0]	22011	20411	22011	
12B1080 P	9Ah	[7:0]	44Ch	44Ch	294h	Adjustments register for each operation mode.
12810001	9Bh	[3:0]	44011	77011 23411		
PRES	CEh	[6:0]	16h	16h		
DRES	CFh	[7:0]	082h	ΛΩ	2h	
DIVEO	D0h	[0]	00211	00	1 <b>4</b> 11	





Pixel Array Image Drawing in HD1080p Mode



Drive Timing Chart in HD1080p Mode




# HD720p mode

The sensor signal is cut out with the angle of view for HD720p (1280  $\times$  720) and read. However, set "1" to the register 720P MODE (Address 22h [7].)


# Register List for HD720p Mode Setting

Regist	ter details			S	Setting valu	е			
-			Initial	10	bit	12 bit	Function		
Register name	Address	Bit	value	30	60	30	Function		
name				[frame/s]	[frame/s]	[frame/s]			
I <sup>2</sup> C ADRES1	0112h	[7:0]	0Ah	O.A	∖h	0Ch	AD gradation setting. (I <sup>2</sup> C)		
I <sup>2</sup> C ADRES2	0113h	[7:0]	0Ah	O.A	∖h	0Ch	AD gradation setting. (I <sup>2</sup> C)		
FRM_	0340h	[7:0]	0.450		00551		Vertical (V) direction line		
LENGTH	0341h	[7:0]	04E2h	02EEh			number designation. (I <sup>2</sup> C)		
LINE_	0342h	[7:0]					Horizontal (H) direction clock		
LENGTH	0343h	[7:0]	044Ch	0672h	0339h	0672h	number designation. (I <sup>2</sup> C)		
MODE	02h	[3:0]	0h		1h		HD720 p mode		
LIMANY	03h	[7:0]	04404	00701-	00001	00701	Horizontal (H) direction clock		
HMAX	04h	[5:0]	044Ch	0672h	0339h	0672h	number designation. (4-wire)		
\/N 4 A \/	05h	[7:0]	0.450		00551		Vertical (V) direction line		
VMAX	06h	[7:0]	04E2h		02EEh		number designation. (4-wire)		
FRSEL	11h	[2:0]	0h	1h	0h	1h	Output data rate designation.		
ADRES	12h	[1]	0h	0	h	1h	AD gradation setting. (4-wire)		
WINPV	16h	[7:0]	00h		F0h		Adjustments register for each operation mode.		
10BITA	21h	[7]	0	1	(	)	Adjustments register for each operation mode.		
720PMODE	22h	[7]	0		1		Sets in 720 p mode only.		
10BITB	7Ah	[7:0]	00h	40h	00	)h			
10BITC	7Bh	[7:0]	00h	02h	00	)h			
40D4000 D	98h	[7:0]	0006		0004				
10B1080 P	99h	[3:0]	226h		226h				
12B1080 P	9Ah	[7:0]	44Ch		44Ch		Adicator and a saidter for an element of an analysis of analysis of an analysis of analysis of an analysis of an analysis of an analysis of a		
12B1080 P	9Bh	[3:0]	44CH		44CH		Adjustments register for each operation mode.		
PRES	CEh	[6:0]	16h	00h 40h		40h			
DDEC	CFh	[7:0]	002h		0h	101h			
DRES	D0h	[0]	082h	00	0h	181h	in		





Pixel Array Image Drawing in HD720p Mode



Drive Timing Chart in HD720p Mode

### **Description of Various Functions**

#### Standby mode

This sensor stops its operation and goes into standby mode which reduces the power consumption by writing "1" to the standby control register STANDBY (address 00h, Bit [0]), in 4-wire communication, writing "0" to the register MODE\_SEL (address 0100h, Bit [0]) (Standby mode immediately after power-on and reset).

Standby mode is reflected after V. OB after the set frame.


Write to register is possible because the serial communication function operates even in standby mode.


Set the STANDBY register to "0" to cancel standby mode. The standby cancel is immediately reflected from

the communication.

# List of Standby Mode Setting

	Regist	er details		Initial	Catting	Sta	itus	
Communication	Register name	Address	Bit	value	Setting value	Digital circuit	Analog circuit	Remarks
4-wire	STANDBY	00h	[0]	1	1 (Standby)	Stop	Stop	Register
					0	Operate	Operate	communication
I <sup>2</sup> C	MODE_SEL	0100h	[0]	1	0 (Standby)	Stop	Stop	is executed even in standby mode.
					1	Operate	Operate	





Standby Mode Change Timing



#### **Slave Mode and Master Mode**

The sensor can be switched between slave mode and master mode. The switching is made by the XMASTER pin.

Set the XMSTA register (address 2Ch [0]) to "0" in order to start the operation after setting to master mode. In addition, set the count number of sync signal in vertical direction by the VMAX register (address 05h [7:0], 06h [7:0]) (4-wire) / FRM\_LENGTH register (address 0340h [7:0], 0341h [7:0]) (I<sup>2</sup>C) and the clock number in horizontal direction by the HMAX register (address 03h [7:0], 04h [5:0]) (4-wire) / LINE\_LENGTH register (address 0342h [7:0], 0343h [5:0]). See the description of Operation Mode for details of drive mode.

#### List of Slave and Master Mode Setting

Pin name	Pin processing	Operation mode	Remarks	
VMA OTED ::-	Low fixed	Master Mode	High: 1.8 V	
XMASTER pin	High fixed	Slave Mode	Low: GND	

	Descript	ion of registe	er	Initial	Setting	Status		
Communication	Register name	Address (I <sup>2</sup> C)	Bit	value	value	Master Mode	Remarks	
	XMSTA	2Ch	[0]	1h	0h	Master operation start	The master operation	
	AIVISTA	(302Ch)	[0]	111	1h	Master operation ready	starts by setting to 0.	
	XHSLNG	21h (3021h)	[5:4]	0h	Coo the	diagram	XHS width designated (In Normal sync mode)	
	XVSLNG	22h	[2:0]	0h	See the	diagram.	XVS width designated (In Normal sync mode)	
4-wire / I <sup>2</sup> C	AVOLIVO	(3022h)	[2.0]	OH			TEST2 width designated (In DCK sync mode)	
	CVNC2EN	4Fh	[7.0]	07h	07h	Normal sync mode	Sync mode selection	
	SYNC2EN	(304Fh)	[7:0]	07h	47h	DCK sync mode	Sync mode selection	
	XHSLNG2	54h	[2:0]	0h	See the diagram		XHS width designated (In DCK sync mode)	
	SYNCSEL	(3054h)	[4]	0h	0h	Normal sync mode	Sync mode selection	
	STNOSEL			OII	1h	DCK sync mode	Sync mode selection	
	VMAX	05h	[7:0]	4E2h			Line number per frame	
4-wire	VIVIO	06h	[7:0]	76211	See the	each item in	designated	
	HMAX	03h	[7:0]	44Ch	Operation	on Mode.	Clock number per	
	THUDOX	04h	[5:0]				frame designated	
	FRM_	0340h	[7:0]	04E2h			Line number per frame	
I <sup>2</sup> C	LENGTH	0341h	[7:0]	J	+	each item in	designated	
	LINE_	0342h	[7:0]	044Ch	Operation	on Mode.	Clock number per	
	LENGTH	0343h	[7:0]	0-1-1011			frame designated	

When a sensor is in slave mode, values set in the registers of the list above are invalid.




#### **Normal Sync mode**

The XVS and XHS are output in timing that set 0 to the register XMSTA. If set 0 to XMSTA during standby, the XVS and XHS are output just after standby is released. The XVS and XHS are output asynchronous with other input or output signals. In addition, the output signals are output with an undefined latency time (system delay) relative to the XHS. Therefore, refer to the sync codes output from the sensor and perform synchronization.

#### **XHSLNG Selection**


The low level pulse width of horizontal sync signal XHS is set by the XHSLNG register. The output has system delay from the XHS fall to effective data (sync code) output.



List of XHS Pulse Width Setting (Normal Sync mode)

### **XVSLNG Selection**

The low level pulse width of vertical sync signal XVS is set.



List of XVS Pulse Width Setting (Normal Sync mode)




#### **DCK Sync mode**

The DCK Sync mode is enabled by setting the register SYNC2EN (Address: 4Fh [7:0]) to 47h, register SYNCSEL (Address: 54h [4]) to 1h. In the DCK Sync mode, the XVS fall timing becomes the frame information line output timing, and the XHS fall timing becomes the sync code basis. The low level pulse width of XHS in the DCK Sync mode is designated by register XHSLNG2 (Address: 54h [2:0].) The communication timing is 6 H period after fall edge of TEST2 pulse. The low level pulse width of TEST2 is designated by register XVSLNG. On the other hand, the low level pulse width of XVS is fixed to 1 H period.

#### **XHSLNG2 Selection**


Set the low level pulse width of the XHS.



List of XHS Pulse Width Setting (DCK Sync mode)

#### **XVSLNG Selection**

Set the low level pulse width of the TEST2. The low level pulse width of the XVS is fixed to 1 H period.




List of TEST2 Pulse Width Setting (DCK Sync mode)



## **Gain Adjustment Function**

The Programmable Gain Control (PGC) of this device consists of the analog block and digital block. The total of analog gain and digital gain can be set up to 45 dB by the GAIN register (address 1Eh [7:0]) setting.

See the List of Gain Setting Register Value for Each Register.



Register setting value [Hex]

List of PGC Register

Regi	ster details		Initial	Setting	y value		
Register name	Address (I <sup>2</sup> C)	Bit	value	Min.	Max.	Remarks	
GAIN	1Eh (301Eh)	[7:0]	00h	00h	96h	See the next page.	



List of Gain Setting Register Value

Gain [dB]	GAIN [7:0]	Gain [dB]	GAIN [7:0]	Gain [dB]	GAIN [7:0]
0.0	0h	15.3	33h	30.6	66h
0.3	1h	15.6	34h	30.9	67h
0.6	2h	15.9	35h	31.2	68h
0.9	3h	16.2	36h	31.5	69h
1.2	4h	16.5	37h	31.8	6Ah
1.5	5h	16.8	38h	32.1	6Bh
1.8	6h	17.1	39h	32.4	6Ch
2.1	7h	17.4	3Ah	32.7	6Dh
2.4	8h	17.7	3Bh	33.0	6Eh
2.7	9h	18.0	3Ch	33.3	6Fh
3.0	Ah	18.3	3Dh	33.6	70h
3.3	Bh	18.6	3Eh	33.9	71h
3.6	Ch	18.9	3Fh	34.2	72h
3.9	Dh	19.2	40h	34.5	73h
4.2	Eh	19.5	41h	34.8	74h
4.5	Fh	19.8	42h	35.1	75h
4.8	10h	20.1	43h	35.4	76h
5.1	11h	20.4	44h	35.7	77h
5.4	12h	20.7	45h	36.0	78h
5.7	13h	21.0	46h	36.3	79h
6.0	14h	21.3	47h	36.6	7Ah
6.3	15h	21.6	48h	36.9	7Bh
6.6	16h	21.9	49h	37.2	7Ch
6.9	17h	22.2	4Ah	37.5	7Dh
7.2	18h	22.5	4Bh	37.8	7Eh
7.5	19h	22.8	4Ch	38.1	7EII 7Fh
7.8	1Ah	23.1	4Dh	38.4	80h
8.1	1Bh	23.4	4Eh	38.7	81h
	1Ch	23.7	4Fh		
8.4				39.0	82h
8.7	1Dh	24.0	50h	39.3	83h
9.0	1Eh	24.3	51h	39.6	84h
9.3	1Fh	24.6	52h	39.9	85h
9.6	20h	24.9	53h	40.2	86h
9.9	21h	25.2	54h	40.5	87h
10.2	22h	25.5	55h	40.8	88h
10.5	23h	25.8	56h	41.1	89h
10.8	24h	26.1	57h	41.4	8Ah
11.1	25h	26.4	58h	41.7	8Bh
11.4	26h	26.7	59h	42.0	8Ch
11.7	27h	27.0	5Ah	42.3	8Dh
12.0	28h	27.3	5Bh	42.6	8Eh
12.3	29h	27.6	5Ch	42.9	8Fh
12.6	2Ah	27.9	5Dh	43.2	90h
12.9	2Bh	28.2	5Eh	43.5	91h
13.2	2Ch	28.5	5Fh	43.8	92h
13.5	2Dh	28.8	60h	44.1	93h
13.8	2Eh	29.1	61h	44.4	94h
14.1	2Fh	29.4	62h	44.7	95h
14.4	30h	29.7	63h	45.0	96h
14.7	31h	30.0	64h		
15.0	32h	30.3	65h		

IMX323LQN-C



## **Black Level Adjustment Function**

The black level offset (offset variable range: 03Ch to 1FFh) can be added relative to the data in which the digital gain modulation was performed by the BLKLEVEL register (address: 20h [7:0], 21h [0]) or I<sup>2</sup>CBLKLEVEL register (address: 0008h [0], 0009 [7:0]). When the BLKLEVEL setting is increased by 1 LSB, the black level is increased by 1 LSB.

Use with values shown below is recommended.

10-bit output: 3Ch (60d) 12-bit output: F0h (240d)

### List of Black Level Adjustment Register

Communication	Re	gister details	laitial value	Setting value		
Communication	Register name	Address	Bit	Initial value	Min.	Max.
4-wire	BLKLEVEL	20h	[7:0]	03Ch	03Ch	1FFh
4-wire	DLKLEVEL	21h	[0]	USCII	USCII	IFFII
I <sup>2</sup> C	I <sup>2</sup> C BLKLEVEL	0008h	[0]	0406	0204	4554
10	I C BLKLEVEL	0009h	[7:0]	040h	03Ch	1FFh

#### Horizontal and Vertical - Normal and Inverted Scan


The sensor readout direction (normal / inverted) in horizontal direction can be switched by the register HREVERSE (address: 01h [1]) in 4-wire, the register IMG\_ORIENTATION\_H (address: 0101h [0]) in I<sup>2</sup>C.

The sensor readout direction (normal/inverted) in vertical direction can be switched by the VREVERSE (address 01h [0]) / IMG\_ORIENTATION (address 0101h [1]) register setting. See the item of "Drive mode" for the order of readout lines in normal and inverted modes. One invalid frame is generated when reading immediately after the readout direction change in order to switch the normal operation and inversion between frames.

### List of Vertical Drive Direction Setting Register


Communication	Register deta	ils		Initial	Setting value	
Communication	Register name	Address	Bit	value	Normal	Inverted
4-wire	VREVERSE		[0]	0	0 (Vertical)	1 (Vertical)
4-wire	HREVERSE	01h	[1]	0	0 (Horizontal)	1 (Horizontal)
l <sup>2</sup> C	IMG_ORIENTATION_H	04045	[0]	0	0 (Horizontal)	1 (Horizontal)
1-0	IMG_ORIENTATION_V	0101h	[1]	0	0 (Vertical)	1 (Vertical)

A1.pin




H: Normal scan

Scan direction H Scan direction V: Normal scan V: Inverted scan







H: Normal scan

V (+)

→ H (+)

V: Inverted scan H: Inverted scan

Normal and Inverted Drive Outline



#### **Shutter and Integration Time Settings**

This sensor has a variable electronic shutter function that can control the integration time in line units. In addition, this sensor performs rolling shutter operation in which electronic shutter and readout operation are performed sequentially for each line.

Note) For integration time control, an image which reflects the setting is output from the frame after the setting changes.

### **Example of Integration Time Setting**

The sensor's integration time is obtained by the following formula.

Integration time = 1 frame period - (SHS1) x (1H period) - 0.3 [H]

- Note) 1. The frame period is determined by the input XVS when the sensor is operating in slave mode, or the register VMAX value in master mode. The frame period is designated in 1H units, so the time is determined by (Number of lines × 1H period).
  - 2. See "Drive Modes" for the 1H period.

In this item, the shutter operation and integration time are shown as in the figure below with the time sequence on the horizontal axis and the vertical address on the vertical axis. For simplification, shutter and readout operation are noted in line units.




Image Drawing of Shutter Operation



### Normal Exposure Operation (Controlling the Integration Time in 1H Units)

The integration time can be controlled by varying the electronic shutter timing. In the electronic shutter settings, the integration time is controlled by the SHS1 register (address: 08h [7:0], 09h [7:0]) (4-wire) / INTEG\_TIME register (address: 0202h [7:0], 0203h [7:0]) ( $I^2C$ ).

Set SHS1/INTEG\_TIME to a value between 0 and (Number of lines per frame - 1). When the sensor is operating in slave mode, the number of lines per frame is determined by the XVS interval (number of lines), using the input XHS interval as the line unit. When the sensor is operating in master mode, the number of lines per frame is determined by the VMAX register (address: 05h [7:0], 06h [7:0]) (4-wire) / FRM\_LENGTH register (address: 0340h [7:0], 0341h [7:0]) (1<sup>2</sup>C). The number of lines per frame varies according to the drive mode.

#### Registers Used to Set the Integration Time in 1H Units

	Reg	ister details		Initial		
Communication	Register name	Address	Bit	value	Description	
	SHS1	08h	[7:0]	0000h	Sata the shutter aware time	
	SHOT	09h	[7:0]	000011	Sets the shutter sweep time.	
4-wire		05h	[7:0]	04E2h		Sets the number of lines per frame (only in master mode).
	VMAX	06h	[7:0]		See "Operating Modes" for the setting value in each mode.	
	INTEG_	0202h	[7:0]	0000h	Sets the shutter aways time	
120	TIME	0203h	[7:0]	000011	Sets the shutter sweep time.	
I <sup>2</sup> C	FRM	0340h	[7:0]		Sets the number of lines per frame (only in master mode).	
	LENGTH 0341h		[7:0]	04E2h	See "Operating Modes" for the setting value in each mode.	




Image Drawing of Integration Time Control within a Frame



### Long Exposure Operation (Control by Expanding the Number of Lines per Frame)

Long exposure operation can be performed by lengthening the frame period.

When the sensor is operating in slave mode, this is done by lengthening the input vertical sync signal (XVS) pulse interval. When the sensor is operating in master mode, it is done by designating a larger register VMAX (address: 05h [7:0], 06h [7:0]) value compared to normal operation.

Likewise, in slave mode the integration time can be increased by lengthening the input XVS signal pulse interval. When the integration time is extended by increasing the number of lines, the rear V blanking increases by an equivalent amount.

The maximum VMAX and SHS1 values are 65535d. When the number of lines per frame is set to the maximum value, the integration time in HD1080p mode at 30 frame/s is approximately 1.9 s. When set to a number of V lines or more than that noted for each readout drive mode, the imaging characteristics are not guaranteed during long exposure operation.




Image Drawing of Long Exposure Time Control by Adjusting the Frame Period



## **Example of Integration Time Setting**

The example of register setting for controlling the integration time is shown below.

Example of Integration Time Setting (in HD1080p mode)


	Sensor setti	ng (Register)	
Operation	VMAX*	SHS1 / INTEG_TIME	Integration time
		1124	0.7H period
		1123	1.7H period
	1125	:	:
Normal frame rate		N	(1125 – N – 0.3) H period
		:	:
		1	1123.7H period
		0	1124.7H period
	1126	0	1125.7H period
Long-time exposure operation (control by expanding the number of lines per frame)	1127	0	1126.7H period
	:	:	:
	М	N	(M – N – 0.3) H period
	:	:	:

<sup>\*</sup> In sensor master mode. XVS interval to be input in slave mode.

<sup>\*</sup> The SHS1 or the INTEG\_TIME setting value (N) are set to the VMAX value (M) of -7 to 0.

## **Output Signal Interface Control**

This sensor supports the following output formats. See "Image Data Output Format" for the data rate. Shaded areas in the figure indicate invalid data with regards to the AC characteristics. See "AC Characteristics" for details.



Example of Pin Waveform in CMOS 1-port SDR Output Mode

The sensor signal is output in sync with the falling edge of the data clock (DCK). (When DCKDLY is set to "0h") Output in sync with the rising edge is possible by setting DCKDLY to "1h".

### Output Formats and Setting Methods

	Regist	er details		Initial	
Communication	Register name	Address (I <sup>2</sup> C)	Bit	value	Description
4-wire	ADRES	12h	[1]	0	0: 10-bit output, 1: 12-bit output
I <sup>2</sup> C	I <sup>2</sup> C ADRES1	0112h	[7:0]	0Ah	0Ah: 10-bit output, 0Ch: 12-bit output
10	I <sup>2</sup> C ADRES2	0113h	[7:0]	0Ah	0Ah: 10-bit output, 0Ch: 12-bit output
4-wire/l <sup>2</sup> C	DCKDLY	2Dh (302Dh)	[1]	0	Output in sync with the 0: falling edge, 1:rising edge.



## **Output Signal Range**

The output gradation of this sensor can be switched to 10 bits or 12 bits. In parallel CMOS output mode, the output 10 bits or 12 bits are assigned to 10 pins or 12 pins, respectively. When set to 10 bits, the data is output from DO11 to DO2, and the unused pins are fixed Low.

## Bit Assignment for Each Output Gradation


DO nin	Output bit a	assignment	
DO pin	10 bit	12 bit	
DO [11]	DO [9]	DO [11]	
DO [10]	DO [8]	DO [10]	
DO [9]	DO [7]	DO [9]	
DO [8]	DO [6]	DO [8]	
DO [7]	DO [5]	DO [7]	
DO [6]	DO [4]	DO [6]	
DO [5]	DO [3]	DO [5]	
DO [4]	DO [2]	DO [4]	
DO [3]	DO [1]	DO [3]	
DO [2]	DO [0]	DO [2]	
DO [1]	Fixed to "0"	DO [1]	
DO [0]	Fixed to "0"	DO [0]	

# Output Range

Output gradation	Output	range	
Output gradation	Minimum value	Maximum value	
10 bit	000h	3FEh	
12 bit	000h	FFEh	

### **Mode Transitions**

When changing the drive mode during sensor drive operation, an invalid frame is output. Data is output from sensor during the invalid frame period, but the output values may not reflect the integration time or may not be uniform on the screen, or a partially saturated image may be output.



\*When changing the drive mode also changes the frame period, the number of invalid frames is counted according to the frame period after the change

Invalid Frame Generation Timing




### Power-on/off Sequence

#### **Power-on Sequence**

Follow the sequence below to turn on the power supplies.

Turn on the power supplies so that the power supplies rise in order of 1.2 V power supply (DV<sub>DD</sub>) →
 1.8 V power supply (OV<sub>DD</sub>) → 2.7 V power supply (AV<sub>DD</sub>). In addition, all power supplies should finish rising within 200 ms.

- 2. Start master clock (INCK) input after turning on the power supplies.
- 3. The register values are undefined immediately after power-on, so the system must be cleared. Hold XCLR at Low level for 500 ns or more after all the power supplies have finished rising. (The register values after a system clear are the default values.) In addition, hold XCE at High level during this period. The XCE rise timing differs according to the 1.8 V power supply (OV<sub>DD</sub>), so hold XCE at High level until INCK is input. The system clear is applied by setting XCLR to High level. However, the master clock needs to stabilize before setting the XCLR pin to High level.
- 4. Make the sensor settings by register communication after the system clear. A period of 100 ns or more should be provided after setting XCLR High before inputting the communication enable signal XCE in 4-wire communication.




Power-on Sequence



## **Power-off Sequence**

Turn Off the power supplies so that the power supplies fall in order of 2.7 V power supply (AV<sub>DD</sub>)  $\rightarrow$  1.8 V power supply (OV<sub>DD</sub>)  $\rightarrow$  1.2 V power supply (DV<sub>DD</sub>). In addition, all power supplies should finish falling within 200 ms. Set each digital input pin (INCK, XCE, SCK, SDI, XCLR, XMASTER, XVS, XHS) to 0 V or high impedance before the 1.8 V power supply (OV<sub>DD</sub>) falls.



Power-off Sequence




## **Serial Communication Period after Sensor Reset**

#### Slave mode

The communication period is set at the timing shown below for the sensor initial settings immediately after power-on. In slave mode, the vertical and horizontal sync signals (XVS, XHS) become valid only from the falling edges 100 ns or more after sensor reset (after XCLR is set Low). The 6H serial communication period is from the falling edge of the first valid XVS to the sixth XHS falling edge thereafter.

Note) XVS and XHS signals input when XCLR is Low are ignored. At this time the sensor is in standby mode until the next XVS signal. Register communication is possible in standby mode.




Communication Period after Sensor Reset in Slave Mode



#### Master mode


In master mode, the HMAX register (address 03h [7:0], 04h [5:0]) initial value is "44Ch" and the VMAX register (address 05h [7:0], 06h [7:0]) initial value is "4E2h", so both XVS and XHS are output at these initial setting V and H widths until the setting values are reflected 6H later. When the VMAX and HMAX registers are set to arbitrary values by serial communication at the initial setting, and the master mode start register XMSTA (address 2Ch [0]) setting is changed from "1" to "0", XVS and XHS start output according to the set values from the 7th H after the register settings are reflected. However, when VMAX and HMAX are set during the standby period, XVS and XHS are output according to the set values after standby is canceled.



Communication Period after Sensor Reset in Master Mode

# **Peripheral Circuit**


## **Power pins**



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

SONY IMX323LQN-C

## Signal pins




Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

SONY

IMX323LQN-C

# **Output pin / GND**



Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

# **Spot Pixel Specifications**


 $(AV_{DD} = 2.7 \text{ V}, OV_{DD} = 1.8 \text{ V}, DV_{DD} = 1.2 \text{ V}, Tj = 60 ^{\circ}C, 30 \text{ frame/s}, Gain: 0 dB)$ 

			Maximum distorted pixels in each zone				Magazzamant		
Type of distortion	L	.ev	el	0 to II'	Effective OB	≡	Ineffective OB	Measurement method	Remarks
Black or white pixels at high light	30 %	≤	D	TBD	No evaluation criteria applied		1		
White pixels in the dark	5.6 mV	≤	D	Т	TBD No evaluation criteria applied		2	Tj = 60 °C 1/30 s integration	
Black pixels at signal saturated	D	≤	TBD mV	0	No evaluation criteria applied		3		

Note) 1. Zone is specified based on all-pixel drive mode.

- 2. D...Spot pixel level.
- 3. See the Spot Pixel Pattern Specifications for the specifications in which white pixel and black pixel are close.

### **Zone Definition**





### **Notice on White Pixels Specifications**

After delivery inspection of CMOS image sensors, cosmic radiation may distort pixels of CMOS image sensors, and then distorted pixels may cause white point effects in dark signals in picture images. (Such white point effects shall be hereinafter referred to as "White Pixels".) Unfortunately, it is not possible with current scientific technology for CMOS image sensors to prevent such White Pixels. It is recommended that when you use CMOS image sensors, you should consider taking measures against such White Pixels, such as adoption of automatic compensation systems for White Pixels in dark signals and establishment of quality assurance standards. Unless the Seller's liability for White Pixels is otherwise set forth in an agreement between you and the Seller, Sony Corporation or its distributors (hereinafter collectively referred to as the "Seller") will, at the Seller's expense, replace such CMOS image sensors, in the event the CMOS image sensors delivered by the Seller are found to be to the Seller's satisfaction, to have over the allowable range of White Pixels as set forth as set forth above under the heading "Spot Pixels Specifications", within the period of three months after the delivery date of such CMOS image sensors from the Seller to you; provided that the Seller disclaims and will not assume any liability after if you have incorporated such CMOS image sensors into other products. Please be aware that Seller disclaims and will not assume any liability for (1) CMOS image sensors fabricated, altered or modified after delivery to you, (2) CMOS image sensors incorporated into other products, (3) CMOS image sensors shipped to a third party in any form whatsoever, or (4) CMOS image sensors delivered to you over three months ago. Except the above mentioned replacement by Seller, neither Sony Corporation nor its distributors will assume any liability for White Pixels. Please resolve any problem or trouble arising from or in connection with White Pixels at your costs and expenses.

#### [For Your Reference] The Occurrence Rate of White Pixels

The chart below shows the predictable data on the occurrence rates of White Pixels in a single-story building in Tokyo at an altitude of 0 meters. It is recommended that you should consider taking measures against White Pixels, such as adoption of automatic compensation systems appropriate for each occurrence rate of White Pixels.

The data in the chart is based on records of past field tests, and signifies estimated occurrence rates calculated according to structures and electrical properties of each device. Moreover, the data in the chart is for your reference purpose only, and is not to be used as part of any CMOS image sensor specifications.

#### **Example of Occurrence Rates**

White Pixel Level (in case of storage time = $1/30 \text{ s}$ ) (Ta = $60 ^{\circ}\text{C}$ )	Occurrence Rate per week
5.6 mV or higher	%
10.0 mV or higher	%
24.0 mV or higher	TBD %
50.0 mV or higher	%
72.0 mV or higher	%

- Note 1) The above data indicates the average occurrence rate of a single White Pixels that will occur when a CMOS image sensor is left for a week.
  - For example, in a case of a device that has a 1 % occurrence rate per week at the 5.6 mV or higher effect level, this means that if 1,000 devices are left for a week, a total of 10 devices out of the whole 1,000 devices will have a single White Pixels at the 5.6 mV or higher effect level.
- Note 2) The occurrence rate of White Pixels fluctuates depending on the CMOS image sensor storage environment (such as altitude, geomagnetic latitude and building structure), time (solar activity effects) and so on. Moreover, there may be statistic errors. Please take notice and understand that this is an example of test data with experiments that have being conducted over a specific time period and in a specific environment.
- Note 3) This data does not guarantee the upper limits of the occurrence rate of White Pixels.

#### For Your Reference:

The occurrence rate of White Pixels at an altitude of 3,000 meters is from 5 to 10 times more than that at an altitude of 0 meters because of the density of the cosmic rays. In addition, in high latitude geographical areas such as London and New York, the density of cosmic rays increases due to a difference in the geomagnetic density, so the occurrence rate of White Pixels in such areas approximately doubles when compared with that in Tokyo.


### **Measurement Method for Spot Pixels**

After setting the measurement condition to the standard imaging condition II, and the device drive conditions are within the bias and clock voltage conditions. Configure the drive circuit according to the example and measure.

### 1. Black or white pixels at high light

After adjusting the average value of the Gr/Gb signal output to 464 mV, measure the local dip point (black pixel at high light, ViB) and the peak point (white pixel at high light, ViK) in the Gr/Gb/R/B signal output Vi (i = Gr/Gb/R/B), and substitute the values into the following formula.

Spot pixel level D =  $\{(Vi_B \text{ or } Vi_K)/Vi \text{ average value}\} \times 100 [\%]$ 



Signal output waveform of R/G/B channel

## 2. White pixels in the dark

Set the device to a dark setting and measure the local peak point of the signal output waveform using the average value of the dark signal output as a reference.

### 3. Black pixels at signal saturated

Set the device to operate in saturation and measure the local dip point using the OB output as a reference.



Signal output waveform of R/G/B channel

# **Spot Pixel Pattern Specifications**

Spot pixel patterns are counted as shown below.

List of Spot Pixel Patterns

No.	Pattern	White pixel / Black pixel / Bright pixel
1		Rejected
2		
3		Allowed
4		Allowed
5		


- Note) 1. ●: Black circles indicate the positions of spot pixels. The patterns are specified separately for white pixels, black pixels and bright spots.
  - (Example: Even when a black pixel and a white pixel are arranged as shown by pattern No. 1, this is not judged as a defect (Allowed).)
  - 2. Sensors exhibiting one or more patterns indicated as "Rejected" are sorted and removed.
  - 3. Sensors exhibiting patterns indicated as "Allowed" are not subject to sorting and removal, and these pixels are instead counted in the number of allowable spot pixels by zone.
  - 4. White pixels and black pixels other than the patterns noted in the table above are all counted in the number of allowable spot pixels by zone.


## **CRA Characteristics**

(Exit pupil distance: -30 mm)

The recommended CRA characteristics is 0.0 degrees all over the image height (0 - 100 %), because the target E.P.D. is infinite.

We assume that the worst case of E.P.D. is -30 mm. The CRA characteristics of -30 mm E.P.D. is described below. The real CRA should be smaller than the table below.





lan a ma	In a Carlot	CRA		
ımage	Image height			
(%)	(mm)	(deg)		
0	0.00	0.00		
5	0.16	0.30		
10	0.31	0.59		
15	0.47	0.89		
20	0.62	1.19		
25	0.78	1.49		
30	0.93	1.78		
35	1.09	2.08		
40	1.25	2.38		
45	1.40	2.68		
50	1.56	2.97		
55	1.71	3.27		
60	1.87	3.57		
65	2.02	3.86		
70	2.18	4.16		
75	2.34	4.45		
80	2.49	4.75		
85	2.65	5.04		
90	2.80	5.34		
95	2.96	5.63		
100	3.12	5.93		

# **Notes On Handling**

SONY

#### 1. Static charge prevention

Image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- (1) Either handle bare handed or use non-chargeable gloves, clothes or material. Also use conductive shoes.
- (2) Use a wrist strap when handling directly.
- (3) Install grounded conductive mats on the floor and working table to prevent the generation of static electricity.
- (4) Ionized air is recommended for discharge when handling image sensors.
- (5) For the shipment of mounted boards, use boxes treated for the prevention of static charges.

#### 2. Protection from dust and dirt

Image sensors are packed and delivered with care taken to protect the element glass surfaces from harmful dust and dirt. Clean glass surfaces with the following operations as required before use.

- (1) Perform all lens assembly and other work in a clean environment (class 1000 or less).
- (2) Do not touch the glass surface with hand and make any object contact with it. If dust or other is stuck to a glass surface, blow it off with an air blower. (For dust stuck through static electricity, ionized air is recommended.)
- (3) Clean with a cotton swab with ethyl alcohol if grease stained. Be careful not to scratch the glass.
- (4) Keep in a dedicated case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
- (5) When a protective tape is applied before shipping, remove the tape applied for electrostatic protection just before use. Do not reuse the tape.

#### 3. Installing (attaching)

- (1) If a load is applied to the entire surface by a hard component, bending stress may be generated and the package may fracture, etc., depending on the flatness of the bottom of the package. Therefore, for installation, use either an elastic load, such as a spring plate, or an adhesive.
- (2) The adhesive may cause the marking on the rear surface to disappear.
- (3) If metal, etc., clash or rub against the package surface, the package may chip or fragment and generate dust.
- (4) Acrylate anaerobic adhesives are generally used to attach this product. In addition, cyanoacrylate instantaneous adhesives are sometimes used jointly with acrylate anaerobic adhesives to hold the product in place until the adhesive completely hardens. (Reference)
- (5) Note that the sensor may be damaged when using ultraviolet ray and infrared laser for mounting it.




#### 4. Recommended reflow soldering conditions

The following items should be observed for reflow soldering.

(1) Temperature profile for reflow soldering (\* Conform to J-STD-020E)

Profile Feature	Profile (at part side surface)
Preheat	
Temperature Min.	150°C
Temperature Max.	200°C
Time from 150 to 200°C	60 - 120 seconds
Ramp-up Rate 217 to 240°C	3°C / second max.
Liquidus temperature	217°C
Time maintained above 217°C	60 - 150 seconds
Peak package body temperature	240°C
Time within 5°C of the peak temperature	20 - 40 seconds
Ramp-down rate 240 to 217°C	6°C ∕ second max.
Time 25°C to peak temperature	8 minutes max.



#### (2) Reflow conditions

- (a) Make sure the temperature of the upper surface of the seal glass does not exceed 240 °C.
- (b) Perform the reflow soldering only one time.
- (c) Finish reflow soldering within 72 h after unsealing the degassed packing. Store the products under the condition of temperature of 30 °C or less and humidity of 60 % RH or less after unsealing the package.
- (d) Perform re-baking only one time under the condition at 125 °C for 24 h.

#### (3) Others

- (a) Carry out evaluation for the solder joint reliability in your company.
- (b) After the reflow, the DAM area (resin adhesion part) might be discolored.
- It is unquestioned except for the remarkable case. (It not affected to reliability.)
- (c) Note that X-ray inspection may damage characteristics of the sensor.

#### 5. Others

- (1) Do not expose to strong light (sun rays) for long periods, as the color filters of color devices will be discolored.
- (2) Exposure to high temperature or humidity will affect the characteristics. Accordingly avoid storage or use in such conditions.
- (3) This product is precision optical parts, so care should be taken not to apply excessive mechanical shocks or force.
- (4) Note that imaging characteristics of the sensor may be affected when approaching strong electromagnetic wave or magnetic field during operation.
- (5) Note that image may be affected by the light leaked to optical black when using an infrared cut filter that has transparency in near infrared ray area during shooting subjects with high luminance.


Individual-2015.09.18


# **Package Outline**

(Unit: mm)

 $\bigcirc$  $\subseteq$ ≥  $\Box$  $\bigcirc$  $\Box$ > +  $\Box$ + $\subseteq$  $\Box$ 

BGA 8 0 P i n





PAC	PACKAGE SIRUCIURE
PACKAGE MATERIAL	Si substrate
TERMINAL MATERIAL	Sn (96. 5%), Ag (3%), Cu (0. 5%)
PACKAGE WEIGHT	0.0709
DRAWING NUMBER	<b>兴兴兴兴兴兴兴</b>

0.4mm

. ---

SG

) o

SONY

# **List of Trademark Logos and Definition Statements**



\* Exmor is a trademark of Sony Corporation. The Exmor is a version of Sony's high performance CMOS image sensor with high-speed processing, low noise and low power dissipation by using column-parallel A/D conversion.