MUX/DEMUX USING 74153 & 74139

<u>Aim</u>: - To verify the truth table of multiplexer using 74153 & to verify a demultiplexer using 74139. To study the arithmetic circuits half-adder half Subtractor, full adder and full Subtractor using multiplexer.


Apparatus Required: -

IC 74153, IC 74139, IC 7404, etc.

Procedure: - (IC 74153)

- 1. The Pin [16] is connected to + Vcc.
- 2. Pin [8] is connected to ground.
- 3. The inputs are applied either to 'A' input or 'B' input.
- If MUX 'A' has to be initialized, Ea is made low and if MUX 'B' has to be initialized, Eb is made low.
- 5. Based on the selection lines one of the inputs will be selected at the output and thus the truth table is verified.
- 6. In case of half adder using MUX, sum and carry is obtained by applying a constant inputs at I_{0a}, I_{1a}, I_{2a}, I_{3a} and I_{0b}, I_{1b}, I_{2b} and I_{3b} and the corresponding values of select lines are changed as per table and the
- 7. In this case, the channels A and B are kept at constant inputs according to the table and the inputs A and B are varied. Making Ea and Eb zero and the output is taken at Za, and Zb.
- 8. In full adder using MUX, the input is applied at Cn-1, An and Bn. According to the table corresponding outputs are taken at Cn and Dn.


MULTIPLEXERS



	CHANNEL – A								
	I	NPU	SEL	ECT	O/P				
			LIN	ES					
Ēæ	Ioa	I1a	I2a	I3a	51	52	$Z_{a}(v)$		
1	x	х	x	X	x	x	0		
0	٥	x	x	x	٥	٥	0		
0	1	x	x	x	0	0	1		
0	х	0	x	x	0	1	0		
0	Х	1	x	X	0	1	1		
О	x	x	0	x	1	0	0		
О	x	x	1	x	1	0	1		
О	x	х	x	0	1	1	0		
0	x	x	x	1	1	1	1		

CHANNEL – B							
	1	NPUT	SELECT		O/P		
					LIN	ES	
Ea	Iob	IIЪ	12Ъ	ІЗЪ	ຣາ	52	$Z_{a}(v)$
1	x	x	x	x	x	x	0
0	0	x	x	x	٥	٥	0
0	1	x	x	x	0	0	1
0	x	0	x	x	0	1	0
0	x	1	X	X	0	1	1
О	x	x	0	x	1	0	0
0	x	x	1	x	1	0	1
О	x	x	x	0	1	1	0
0	x	x	x	1	1	1	1

DUAL 2 TO 4 LINE DEMULTIPLEXERS




Truth Table For Demux: -

	CHANNEL – A							
	Input	s	Outputs					
Ēa	S1a	S0a	Y0a Y1a Y2a Y					
1	X	X	1	1	1	1		
0	0	0	0	1	1	1		
0	0	1	1	0	1	1		
0	1	0	1	1	0	1		
0	1	1	1	1	1	0		

	CHANNEL – B							
	Input	s		Outputs				
Ēb	S1b	S0b	Y0b Y1b Y2b Y3					
1	X	X	1	1	1	1		
0	0	0	0	1	1	1		
0	0	1	1	0	1	1		
0	1	0	1	1	0	1		
0	1	1	1	1	1	0		

Full Adder Using 74153: -


Full Subtractor Using 74153: -



Truth Tables: - Same for both Subtractor and adder


]	Full Ad	lder/subtrac	tro	
				A	n	Bn	Cn-1	Sn/Dn (V)	Cn/Bn (V)
Half adder/subtractor			0		0	0			
Α	В	Sn/Dn (V)	Cn/Bn (V)	0		0	1		
0	0			0		1	0		
0	1			0		1	1		
1	0			1		0	0		
1	1			1		0	1		
				1		1	0		
				1		1	1		

Half adder



	Half Adder							
Α	В	Sn (V) Cn (V)						
0	0	0	0					
0	1	1	0					
1	0	1	0					
1	1	0	1					

Half subtractor:-



Half Subtractor						
A	В	Dn (V) Bn (V)				
0	0	0	0			
0	1	1	1			
1	0	1	0			
1	1	0	0			